diff options
| author | Palmer Dabbelt <palmer@dabbelt.com> | 2017-04-14 16:22:56 -0700 |
|---|---|---|
| committer | Palmer Dabbelt <palmer@dabbelt.com> | 2017-04-14 16:22:56 -0700 |
| commit | 62659905ca43a341c6c83fa34e93730db2ecb8a5 (patch) | |
| tree | 59554ded9c0f9d74aac052a413e07edc0177b0a1 | |
| parent | 02012f26040020ae6749198a547b2a5757f8a695 (diff) | |
| download | riscv-openocd-62659905ca43a341c6c83fa34e93730db2ecb8a5.zip riscv-openocd-62659905ca43a341c6c83fa34e93730db2ecb8a5.tar.gz riscv-openocd-62659905ca43a341c6c83fa34e93730db2ecb8a5.tar.bz2 | |
regaddr
| -rw-r--r-- | src/target/riscv/riscv-013.c | 4 |
1 files changed, 2 insertions, 2 deletions
diff --git a/src/target/riscv/riscv-013.c b/src/target/riscv/riscv-013.c index 396440d..94e351f 100644 --- a/src/target/riscv/riscv-013.c +++ b/src/target/riscv/riscv-013.c @@ -1415,7 +1415,7 @@ static void riscv013_set_register(struct target *target, int hid, int rid, uint6 riscv013_info_t *info = get_info(target); if (rid <= GDB_REGNO_XPR31) { - register_write_direct(target, rid, &value); + register_write_direct(target, rid, value); } else if (rid == GDB_REGNO_PC) { LOG_DEBUG("writing PC to DPC: 0x%016lx", value); register_write_direct(target, GDB_REGNO_DPC, value); @@ -1429,7 +1429,7 @@ static void riscv013_set_register(struct target *target, int hid, int rid, uint6 dcsr = set_field(dcsr, CSR_DCSR_PRV, value); register_write_direct(target, CSR_DCSR, &dcsr); } else { - register_write_direct(target, rid, &value); + register_write_direct(target, rid, value); } } |