index
:
riscv-tools/riscv-opcodes.git
confprec
debug
incoresemi-migration-to-new-format
llvm-encodings
master
mvp
riscv-bitmanip
rnmi
rvv
v
vadc
wfmi
zfh
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
parse-opcodes
Age
Commit message (
Expand
)
Author
Files
Lines
2018-08-25
Improve TeX output for FENCE instructions
Andrew Waterman
1
-1
/
+1
2018-08-06
FENCE has a field called FM in bits 31:28
Andrew Waterman
1
-1
/
+2
2018-07-17
Make the hashbang portable (#20)
Edward Tomasz NapieraĆa
1
-1
/
+1
2017-11-27
Rename sptbr to satp and sbadaddr to stval
Andrew Waterman
1
-3
/
+3
2017-05-17
Merge remote-tracking branch 'origin/priv-1.10'
Palmer Dabbelt
1
-15
/
+38
2017-05-07
SB->B; UJ->J
Andrew Waterman
1
-2
/
+2
2017-04-25
Add ECALL/EBREAK to privileged instruction table
Andrew Waterman
1
-0
/
+2
2017-04-25
FMV.X.S/FMV.S.X -> FMV.X.W/FMV.W.X
Andrew Waterman
1
-2
/
+2
2017-04-25
Remove hret instruction
Andrew Waterman
1
-1
/
+1
2017-03-31
Support generating Go code (#3)
Benjamin Barenblat
1
-0
/
+41
2017-03-27
Separate page faults from physical memory access exceptions
Andrew Waterman
1
-3
/
+6
2017-03-23
Add PMP
Andrew Waterman
1
-0
/
+20
2017-03-09
New counter-enable mechanism
Andrew Waterman
1
-2
/
+2
2017-02-20
Remove sfence.vm and add sfence.vma
Andrew Waterman
1
-5
/
+3
2016-12-21
Fix first line of riscv-opc.h, gnu coding style need end with 1 dot and 2 space
Kito Cheng
1
-1
/
+1
2016-08-26
Renumber misa; add performance counter CSRs
Andrew Waterman
1
-33
/
+154
2016-08-25
Re-rename trigger registers to be 1-based
Andrew Waterman
1
-3
/
+3
2016-08-25
Make hardware triggers match latest spec.
Tim Newsome
1
-4
/
+4
2016-06-30
Remove instructions from privilege spec that are already in user spec
Andrew Waterman
1
-5
/
+2
2016-06-17
Remove sasid (it's merged into sptbr now)
Andrew Waterman
1
-1
/
+0
2016-06-08
Add breakpoint CSRs
Andrew Waterman
1
-0
/
+4
2016-06-01
Add dret instruction and debug CSRs. (#5)
Tim Newsome
1
-0
/
+3
2016-05-13
Remove arg lists from latex tables
Andrew Waterman
1
-42
/
+1
2016-05-02
Remove mipi registers
Andrew Waterman
1
-1
/
+0
2016-05-02
Remove tohost/fromhost
Andrew Waterman
1
-2
/
+0
2016-04-30
Remove mcfgaddr; change memory map
Andrew Waterman
1
-2
/
+1
2016-04-30
Remove mtimecmp
Andrew Waterman
1
-2
/
+0
2016-04-30
ERET -> xRET
Andrew Waterman
1
-1
/
+1
2016-04-06
Remove nonstandard stats, uarch CSRs
Andrew Waterman
1
-21
/
+0
2016-03-03
Update CSR encoding
Andrew Waterman
1
-0
/
+19
2016-02-28
WIP on priv spec v1.9
Andrew Waterman
1
-30
/
+14
2016-02-28
WIP on priv spec v1.9
Andrew Waterman
1
-16
/
+15
2016-02-05
WIP on priv spec v1.9
Andrew Waterman
1
-5
/
+4
2015-11-12
add miobase, mipi; drop send_ipi
Andrew Waterman
1
-1
/
+2
2015-09-28
In C headers, keep instructions in original input order
Andrew Waterman
1
-2
/
+2
2015-09-08
Use BitPat instead of Bits for Chisel3
Andrew Waterman
1
-1
/
+1
2015-09-08
update to latest RVC proposal
Andrew Waterman
1
-2
/
+5
2015-07-28
Fix DECLARE_CAUSE macros
Andrew Waterman
1
-1
/
+1
2015-07-05
New machine-mode timer facility
Andrew Waterman
1
-1
/
+1
2015-05-09
Update to privileged architecture version 1.7
Andrew Waterman
1
-25
/
+96
2015-03-30
RVC draft
Andrew Waterman
1
-13
/
+2
2015-03-17
Merge [shm]call into ecall, [shm]ret into eret
Andrew Waterman
1
-8
/
+6
2015-03-12
Update to new privileged spec
Andrew Waterman
1
-27
/
+53
2014-04-03
Move stats register
Stephen Twigg
1
-1
/
+1
2014-03-18
Add rdcycleh etc. for RV32
Andrew Waterman
1
-6
/
+22
2014-03-11
Fix syntax error in generated opcodes
Andrew Waterman
1
-2
/
+2
2014-03-11
New FP encoding
Andrew Waterman
1
-15
/
+20
2014-03-06
Add fclass.{s|d} instructions
Andrew Waterman
1
-2
/
+4
2014-02-14
Renumber uarch CSRs into custom CSR space
Andrew Waterman
1
-16
/
+16
2014-02-06
Reserve 16 uarch-specific read-only userspace counters
Andrew Waterman
1
-0
/
+16
[next]