aboutsummaryrefslogtreecommitdiff
path: root/softfloat
diff options
context:
space:
mode:
authorAndrew Waterman <andrew@sifive.com>2026-02-04 14:42:26 -0800
committerGitHub <noreply@github.com>2026-02-04 14:42:26 -0800
commiteb6586e3dea4a622bcdd4d518b25f8202b90eb40 (patch)
treeddd70724a5a491f10fbfb39b55c976f739e2bed6 /softfloat
parent98ccf030bb02a029944cd938d5bcb73275350df4 (diff)
parentaea74cb69437c1bb2f766e671b0d1b197aa51a6b (diff)
downloadriscv-isa-sim-master.zip
riscv-isa-sim-master.tar.gz
riscv-isa-sim-master.tar.bz2
Merge pull request #2227 from riscv-software-src/fix-2221HEADmaster
Raise correct trap in U-mode on indirect CSRs when !mstateen.csrind
Diffstat (limited to 'softfloat')
0 files changed, 0 insertions, 0 deletions