aboutsummaryrefslogtreecommitdiff
AgeCommit message (Expand)AuthorFilesLines
2017-04-14debug: checkpoint for the testsnewprogramMegan Wachs1-0/+0
2017-04-10Implement new FP encodingAndrew Waterman3-0/+0
2017-03-31bump spikeYunsup Lee1-0/+0
2017-03-30Merge pull request #61 from riscv/debug_v013Megan Wachs1-0/+0
2017-03-30debug_v013: bump fesvr now that it points to code for Debug v013Megan Wachs1-0/+0
2017-03-30debug_v013: bump fesvr to use autoexec feature for memory writes.Megan Wachs1-0/+0
2017-03-30Merge remote-tracking branch 'origin/priv-1.10' into debug_v013Megan Wachs4-0/+0
2017-03-30New PMP encodingAndrew Waterman4-0/+0
2017-03-29debug_v013: FESVR only read/write relevant DATA registersMegan Wachs1-0/+0
2017-03-29debug_v013: bump fesvr for minor off-by-1 fixMegan Wachs1-0/+0
2017-03-29debug: Bump FESVR to version that works with debug v013Megan Wachs1-0/+0
2017-03-28debug: Bump FESVR version to initial Debug v13. Doesn't work yet.Megan Wachs1-0/+0
2017-03-27Separate page faults from physical memory access exceptionsAndrew Waterman5-0/+0
2017-03-26Bump spike, tests, pkAndrew Waterman3-0/+0
2017-03-24bump testsAndrew Waterman1-0/+0
2017-03-23Disable debug tests for nowAndrew Waterman2-2/+2
2017-03-23Merge branch 'priv-1.10' of github.com:riscv/riscv-tools into priv-1.10Andrew Waterman1-4/+4
2017-03-23WIP on priv-1.10Andrew Waterman6-0/+0
2017-03-21README: add device-tree-compiler dependencyWesley W. Terpstra1-4/+4
2017-03-15Use correct --host setting for riscv-pk/configureAndrew Waterman1-1/+1
2017-03-09WIP on priv-1.10Andrew Waterman6-0/+0
2017-01-05Add zlib to dependency listAndrew Waterman2-1/+1
2017-01-04Delete obsolete references to JOBS variableAndrew Waterman9-11/+2
2016-11-21bump testsAndrew Waterman1-0/+0
2016-11-20Merge branch 'priv-1.9'merge-priv-1.9Andrew Waterman9-14/+24
2016-11-16Merge pull request #48 from riscv/bump-riscv-tests-for-openocd-port-randomiza...priv-1.9Richard Xia2-0/+0
2016-11-16Bump riscv-tests and riscv-isa-sim to pull in changes related to OpenOCD GDB ...Richard Xia2-0/+0
2016-11-03bump riscv-fesvr for TSI changesHoward Mao1-0/+0
2016-10-25Bump riscv-tests to include debug tool improvements. (#46)Richard Xia2-0/+0
2016-10-13bump gccAndrew Waterman1-0/+0
2016-10-10bump spikeAndrew Waterman1-0/+0
2016-10-09bump testsAndrew Waterman1-0/+0
2016-10-07bump riscv-fesvr for TSI additionsHoward Mao1-0/+0
2016-10-04fix travis buildAndrew Waterman1-0/+1
2016-09-27Add dependency on python-pexpect for debug testsAndrew Waterman1-0/+1
2016-09-21Run debug tests in regression suiteAndrew Waterman1-1/+4
2016-09-21bump gcc, spike, pk, testsAndrew Waterman4-0/+0
2016-09-21Provide an RV32IMA build script, rather than RV32IMAndrew Waterman1-1/+2
2016-09-06bump testsAndrew Waterman1-0/+0
2016-09-02bump testsAndrew Waterman1-0/+0
2016-08-30Add a "--with-xlen=*" argument to build.sh (#39)priv-1.7Palmer Dabbelt1-3/+13
2016-08-29bump testsAndrew Waterman1-0/+0
2016-08-26WIP on priv-1.9.1Andrew Waterman6-0/+0
2016-08-16bump gcc, spike, pk, testspriv-1.9-rc0Andrew Waterman4-0/+0
2016-08-09bump fesvr, gcc, pkAndrew Waterman3-0/+0
2016-07-29bump testsAndrew Waterman1-0/+0
2016-07-28bump binutilsYunsup Lee1-0/+0
2016-07-22bump testsAndrew Waterman1-0/+0
2016-07-22ISA test detect presence of user modeHoward Mao2-0/+0
2016-07-22bump riscv-testsHoward Mao1-0/+0
generated by cgit v1.1 at 2024-06-28 14:22:15 +0000