1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
|
#*****************************************************************************
# vvadd_d.S
#-----------------------------------------------------------------------------
#
# Test vvadd d.
#
#include "riscv_test.h"
#include "test_macros.h"
RVTEST_RV64UV
RVTEST_CODE_BEGIN
vsetcfg 32,0
li a3,4
vsetvl a3,a3
la a3,src1
la a4,src2
vld vx2,a3
vld vx3,a4
lui a0,%hi(vtcode1)
vf %lo(vtcode1)(a0)
la a5,dest
vsd vx2,a5
fence
ld a1,0(a5)
li a2,5
li TESTNUM,2
bne a1,a2,fail
ld a1,8(a5)
li TESTNUM,3
bne a1,a2,fail
ld a1,16(a5)
li TESTNUM,4
bne a1,a2,fail
ld a1,24(a5)
li TESTNUM,5
bne a1,a2,fail
la a3,src1
vld vx4,a3
lui a0,%hi(vtcode2)
vf %lo(vtcode2)(a0)
la a5,dest
vsd vx4,a5
fence
ld a1,0(a5)
li a2,1
li TESTNUM,6
bne a1,a2,fail
ld a1,8(a5)
li a2,2
li TESTNUM,7
bne a1,a2,fail
ld a1,16(a5)
li a2,3
li TESTNUM,8
bne a1,a2,fail
ld a1,24(a5)
li a2,4
li TESTNUM,9
bne a1,a2,fail
la a3,src2
vld vx5,a3
lui a0,%hi(vtcode3)
vf %lo(vtcode3)(a0)
la a5,dest
vsd vx5,a5
fence
ld a1,0(a5)
li a2,4
li TESTNUM,6
bne a1,a2,fail
ld a1,8(a5)
li a2,3
li TESTNUM,7
bne a1,a2,fail
ld a1,16(a5)
li a2,2
li TESTNUM,8
bne a1,a2,fail
ld a1,24(a5)
li a2,1
li TESTNUM,9
bne a1,a2,fail
j pass
vtcode1:
add x2,x2,x3
stop
vtcode2:
add a0,a0,x0
stop
vtcode3:
add a1,a1,x0
stop
TEST_PASSFAIL
RVTEST_CODE_END
.data
RVTEST_DATA_BEGIN
TEST_DATA
src1:
.dword 1
.dword 2
.dword 3
.dword 4
src2:
.dword 4
.dword 3
.dword 2
.dword 1
dest:
.dword 0xdeadbeefcafebabe
.dword 0xdeadbeefcafebabe
.dword 0xdeadbeefcafebabe
.dword 0xdeadbeefcafebabe
RVTEST_DATA_END
|
