index
:
riscv-tests.git
attempt-travis-fix
ceasetest2
compliance_tests
cs152-sp18-lab3
debug
debug-0.13
debug-clear-satp
debug-delete-sim
debug_auth
debug_disassemble
disable_unavailable
dma-memcpy
eos20-bringup
hw_watchpoint
interrupts
master
misc
no_progbuf
priv
privchange-dontdeleteme
python3
rekall
resume_from_trigger
riscv-tests-sail
rtos
rvt-master
smi-demo
split-isa-tests
sqrt-171
tmp
trap_entry_align
trap_entry_align-1
travis-dev
trigger_priority
usb_error
xlen_fix
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
isa
/
rv64ua
Age
Commit message (
Expand
)
Author
Files
Lines
2024-01-29
Uses appropriate addi instruction in lrsc test.
Lucas Clemente Vella
1
-1
/
+1
2023-04-06
Augment LR/SC test to test that SC-after-failed-SC fails
Andrew Waterman
1
-2
/
+5
2023-04-06
Add more tests for amomax/maxu/min/minu_w
mohanson
4
-1
/
+40
2021-01-04
Disable rv32ua/rv64ua LR/SC test case 4 (#316)
Ben Marshall
1
-8
/
+14
2020-11-20
Only attempt to build tests supported by compiler
Andrew Waterman
1
-2
/
+0
2018-11-16
Test memory content on failing SC (#171)
Florian Zaruba
1
-4
/
+10
2018-07-09
Check that SC yields the load reservation
Andrew Waterman
1
-0
/
+9
2018-04-30
[rv64ua/lrsc] Initialize memory read out. (#135)
Christopher Celio
1
-1
/
+3
2017-10-30
Remove cache miss test from last AMO test. (#88)
Richard Xia
1
-17
/
+0
2016-11-21
Remove cache miss test from all but one AMO test
Andrew Waterman
17
-161
/
+2
2016-08-17
Improve AMO tests
Andrew Waterman
2
-19
/
+20
2016-07-11
Merge rv32ua tests into rv64ua
Andrew Waterman
2
-2
/
+2
2016-06-22
separate ua and um tests from ui tests
split-isa-tests
Howard Mao
20
-0
/
+1138