index
:
riscv-tests.git
attempt-travis-fix
ceasetest2
compliance_tests
cs152-sp18-lab3
debug
debug-0.13
debug-clear-satp
debug-delete-sim
debug_auth
debug_disassemble
disable_unavailable
dma-memcpy
eos20-bringup
hw_watchpoint
interrupts
master
misc
no_progbuf
priv
privchange-dontdeleteme
python3
rekall
resume_from_trigger
riscv-tests-sail
rtos
rvt-master
smi-demo
split-isa-tests
sqrt-171
tmp
trap_entry_align
trap_entry_align-1
travis-dev
trigger_priority
usb_error
xlen_fix
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
debug
Age
Commit message (
Expand
)
Author
Files
Lines
2022-11-29
Check basic debugging still works in CeaseMulti
ceasetest2
Tim Newsome
1
-6
/
+18
2022-11-29
Raise UnknownThread in select_hart()
Tim Newsome
1
-1
/
+7
2022-11-29
When parking harts, use `cease` if it's supported.
Tim Newsome
1
-2
/
+8
2022-11-29
Move exit() into GdbTest().
Tim Newsome
3
-16
/
+9
2022-11-29
Add `support_cease` hart feature.
Tim Newsome
2
-3
/
+6
2022-11-29
Make CeaseMultiTest do something reasonable.
Tim Newsome
1
-8
/
+12
2022-11-29
Add precease section
Tim Newsome
1
-0
/
+7
2022-11-29
Create CeaseRunSingleTest
Tim Newsome
1
-0
/
+22
2022-11-29
Make new cease test
Tim Newsome
1
-4
/
+5
2022-11-29
Create CeaseSingleTest.
Tim Newsome
1
-2
/
+26
2022-11-29
Add Gdb.expect()
Tim Newsome
1
-0
/
+3
2022-11-29
Add wait argument to stepi()
Tim Newsome
1
-3
/
+7
2022-11-29
Recognize gdb "Could not read registers" error message.
Tim Newsome
1
-0
/
+7
2022-11-29
Add CeaseTest
Tim Newsome
3
-2
/
+34
2022-11-29
Recognize gdb "No registers." error message.
Tim Newsome
1
-0
/
+5
2022-11-10
SvNNTest needs 32KB of RAM. (#428)
Tim Newsome
2
-4
/
+7
2022-11-04
Make MulticoreRegTest work with real hardware.
Tim Newsome
2
-17
/
+19
2022-11-03
Fix PrivChange test address comparison. (#427)
Tim Newsome
1
-3
/
+4
2022-10-26
Specify trigger type=2 in trigger.S (#425)
YenHaoChen
1
-2
/
+3
2022-10-24
Increase timeouts for multi-spike test. (#423)
Tim Newsome
2
-3
/
+4
2022-10-21
Change memory address used in debug tests. (#422)
Tim Newsome
4
-3
/
+3
2022-10-20
Merge pull request #421 from riscv-software-src/pylint
Tim Newsome
1
-1
/
+2
2022-10-12
Fix long line to make pylint happy.
Tim Newsome
1
-1
/
+2
2022-10-12
Get coverage of progbuf FPR accesses.
Tim Newsome
3
-2
/
+9
2022-10-07
debug: Add --debug_server arg to open gdb on OpenOCD
Tim Newsome
2
-3
/
+14
2022-10-06
Merge pull request #414 from YenHaoChen/pr-timestamp
Tim Newsome
1
-2
/
+2
2022-10-05
Update testlib.py; remove ANSI escape sequences
YenHaoChen
1
-1
/
+2
2022-10-05
update gdbserver.py; release tolerance value of MemorySampleTest()
YenHaoChen
1
-2
/
+2
2022-07-25
Ignore `mip` and `time` in DisconnectTest. (#406)
Tim Newsome
1
-1
/
+2
2022-07-22
Fix string formatting in testlib.assertTrue()
Tim Newsome
1
-1
/
+1
2022-07-14
Pylint fix. (#405)
Tim Newsome
1
-1
/
+2
2022-07-14
Only run SemihostingFileio on single hart systems. (#404)
Tim Newsome
1
-0
/
+11
2022-07-11
Debug MemorySampleMixed: Disable 64-bit sampling on 32-bit targets (#402)
Luke Wren
1
-2
/
+6
2022-07-08
Fix SemihostingFileio (#403)
Tim Newsome
1
-1
/
+2
2022-07-01
Complete this pass of pylint changes. (#401)
Tim Newsome
2
-149
/
+151
2022-06-23
Another pylint upgrade. (#398)
Tim Newsome
3
-173
/
+191
2022-06-08
Test semihosting_fileio
Tim Newsome
2
-4
/
+27
2022-05-31
Address pylint warnings. (#385)
Tim Newsome
8
-15
/
+16
2022-05-31
Fix GdbTest.disable_pmp failing on systems which support NAPOT but not TOR re...
Luke Wren
1
-2
/
+8
2022-05-16
V implies FD now. (#382)
Tim Newsome
1
-3
/
+3
2022-04-25
Add EbreakTest. (#380)
Tim Newsome
2
-0
/
+62
2022-04-07
Make download test data const. (#378)
Tim Newsome
1
-2
/
+2
2022-03-03
With new OpenOCD, gdb prints thread info differently (#373)
Tim Newsome
1
-1
/
+2
2022-03-03
Add assert to MemorySampleTest. (#370)
Tim Newsome
1
-0
/
+1
2022-02-09
Debug test to check that stepping doesn't inappropriately switch to Thread 1 ...
Greg Savin
1
-0
/
+21
2022-01-06
Add gdb.interact() for debug tests. (#367)
Tim Newsome
1
-0
/
+18
2021-11-29
Fix TranslateTests. (#365)
Tim Newsome
2
-5
/
+7
2021-11-12
Set `riscv resume_order reversed`. (#363)
Tim Newsome
1
-0
/
+2
2021-11-12
Create DisconnectTest. (#364)
Tim Newsome
2
-32
/
+53
2021-11-12
Add timing output to DebugTurboStep. (#362)
Tim Newsome
1
-1
/
+5
[next]