index
:
riscv-tests.git
attempt-travis-fix
ceasetest2
compliance_tests
cs152-sp18-lab3
debug
debug-0.13
debug-clear-satp
debug-delete-sim
debug_auth
debug_disassemble
disable_unavailable
dma-memcpy
eos20-bringup
hw_watchpoint
interrupts
master
misc
no_progbuf
priv
privchange-dontdeleteme
python3
rekall
resume_from_trigger
riscv-tests-sail
rtos
rvt-master
smi-demo
split-isa-tests
sqrt-171
tmp
trap_entry_align
trap_entry_align-1
travis-dev
trigger_priority
usb_error
xlen_fix
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
debug
/
gdbserver.py
Age
Commit message (
Expand
)
Author
Files
Lines
2018-10-05
Make HwWatchpoint test fail on incorrect result.
hw_watchpoint
Tim Newsome
1
-5
/
+8
2018-10-03
Added tests for hw and sw watchpoints
cgsfv
1
-0
/
+56
2018-09-03
Merge pull request #156 from riscv/PrivChange
Tim Newsome
1
-27
/
+26
2018-08-31
Fix CustomRegisterTest.
Tim Newsome
1
-1
/
+2
2018-08-29
Add test case for `riscv expose_custom`.
Tim Newsome
1
-0
/
+30
2018-08-28
Reset address translation/perms before PrivChange
Tim Newsome
1
-27
/
+26
2018-08-27
Neuter TriggerStoreAddressInstant
Tim Newsome
1
-1
/
+13
2018-08-27
Make pylint happy.
Tim Newsome
1
-1
/
+2
2018-08-25
Temporarily disabling PrivChange test
Andrew Waterman
1
-22
/
+23
2018-08-23
Make pylint happy with change d1d2d953b5016b465.
Tim Newsome
1
-2
/
+3
2018-08-23
Merge pull request #153 from dmitryryzhov/rtos-switch-active-thread
Tim Newsome
1
-0
/
+28
2018-08-22
Disable MulticoreRunHaltStepiTest
Tim Newsome
1
-52
/
+52
2018-08-22
Add debug test, which checks that openocd correctly switch active thread on a...
Dmitry Ryzhov
1
-0
/
+28
2018-08-13
Add jump/hbreak test.
Tim Newsome
1
-0
/
+23
2018-07-03
rwatch/watch on explicit address
Tim Newsome
1
-2
/
+4
2018-05-18
Fix MulticoreRunHaltStepiTest
Tim Newsome
1
-19
/
+37
2018-05-14
Merge remote-tracking branch 'origin/downloadtest' into debug-tests-more-single
Megan Wachs
1
-17
/
+4
2018-05-14
Make DownloadTest properly park other harts.
Tim Newsome
1
-1
/
+2
2018-05-14
debug: remove some unintentionally added newlines
Megan Wachs
1
-2
/
+0
2018-05-14
debug: Fixing the non-RTOS behavior for DownloadTest
Megan Wachs
1
-7
/
+16
2018-05-11
debug: mark more tests as single-hart tests
Megan Wachs
1
-6
/
+13
2018-04-30
Fix formatting to make pylint happy.
Tim Newsome
1
-5
/
+6
2018-04-27
debug: need to clear satp before changing priv
debug-clear-satp
Megan Wachs
1
-0
/
+7
2018-04-09
Compute gdb command timeout based on ops estimate
Tim Newsome
1
-1
/
+1
2018-03-01
Ensure an error when reading a non-existent CSR.
Tim Newsome
1
-0
/
+13
2018-02-09
Test resuming from a trigger.
resume_from_trigger
Tim Newsome
1
-0
/
+5
2018-01-08
Deal with gdb reporting pmpcfg0 not existing.
Tim Newsome
1
-3
/
+7
2018-01-05
Add test for multicore failure
Tim Newsome
1
-0
/
+28
2017-12-27
Test FPRs that aren't XLEN in size.
Tim Newsome
1
-0
/
+6
2017-12-20
Verify that F18 does not exist on FPU-less targets
Tim Newsome
1
-17
/
+20
2017-12-01
Ensure there are no unnamed registers.
Tim Newsome
1
-0
/
+2
2017-11-19
Make pylint happy.
Tim Newsome
1
-1
/
+2
2017-11-16
Debug: Use the --32 and --64 command line arguments (#97)
Megan Wachs
1
-4
/
+0
2017-11-16
Disable PMP for PrivRw test.
Tim Newsome
1
-0
/
+5
2017-11-15
Clarify PrivTest detail.
Tim Newsome
1
-0
/
+2
2017-11-02
Add --print-log-names to print temp log names ASAP
Tim Newsome
1
-0
/
+2
2017-11-01
Make pylint 1.6.5 happy.
Tim Newsome
1
-1
/
+1
2017-11-01
Test register aliases in the simple register tests
Tim Newsome
1
-9
/
+17
2017-11-01
Fix MulticoreRegTest.
Tim Newsome
1
-58
/
+54
2017-10-31
Temporarily comment out MulticoreRegTest due to flakiness.
Richard Xia
1
-57
/
+58
2017-10-19
Get helpful gdb output in MemTestBlock.
Tim Newsome
1
-1
/
+4
2017-10-04
Resurrect priv tests.
Tim Newsome
1
-52
/
+51
2017-09-29
Fix tests to work in multi-gdb mode.
Tim Newsome
1
-12
/
+17
2017-09-19
Allow multiple reset vectors.
Tim Newsome
1
-1
/
+1
2017-09-18
Add interrupts to MulticoreRunHaltStepiTest.
Tim Newsome
1
-1
/
+8
2017-09-14
Test debugging code with interrupts.
Tim Newsome
1
-0
/
+43
2017-09-01
Add some infrastructure for multicore tests.
Tim Newsome
1
-1
/
+1
2017-08-28
Make MemTestBlock output a more descriptive error.
Tim Newsome
1
-11
/
+15
2017-08-28
Fix MemTest* after sloppy rebase.
Tim Newsome
1
-2
/
+2
2017-08-28
Rename test to MulticoreRunHaltStepiTest.
Tim Newsome
1
-1
/
+1
[next]