index
:
riscv-tests.git
attempt-travis-fix
ceasetest2
compliance_tests
cs152-sp18-lab3
debug
debug-0.13
debug-clear-satp
debug-delete-sim
debug_auth
debug_disassemble
disable_unavailable
dma-memcpy
eos20-bringup
hw_watchpoint
interrupts
master
misc
no_progbuf
priv
privchange-dontdeleteme
python3
rekall
resume_from_trigger
riscv-tests-sail
rtos
rvt-master
smi-demo
split-isa-tests
sqrt-171
tmp
trap_entry_align
trap_entry_align-1
travis-dev
trigger_priority
usb_error
xlen_fix
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
benchmarks
/
common
/
test.ld
Age
Commit message (
Expand
)
Author
Files
Lines
2020-04-17
The HTIF device must live in its own page since it is (generally) a bus/hardw...
Adrian Harris
1
-0
/
+1
2019-12-10
benchmarks: Simplify TLS initialisation (#224)
James Clarke
1
-4
/
+3
2017-08-04
Improve RVC test
Andrew Waterman
1
-1
/
+2
2017-05-01
Set ELF entry point correctly
Andrew Waterman
1
-0
/
+1
2017-03-29
Change the global pointer symbol to __global_pointer$
Palmer Dabbelt
1
-1
/
+1
2017-03-21
Clean up bmarks build
Andrew Waterman
1
-4
/
+4
2016-05-25
Keep tohost/fromhost at deterministic address
Andrew Waterman
1
-5
/
+5
2016-04-30
ERET -> xRET; new memory map
Andrew Waterman
1
-1
/
+1
2016-03-14
Rework benchmarks to run in M-mode
Andrew Waterman
1
-1
/
+1
2015-05-09
Update to privileged architecture version 1.7
Andrew Waterman
1
-1
/
+1
2015-05-01
Make dhrystone report correct-ish numbers
Andrew Waterman
1
-1
/
+13
2015-03-12
Update to new privileged spec
Andrew Waterman
1
-6
/
+1
2014-12-13
Initialize static TLS for the benchmarks
Andrew Waterman
1
-3
/
+10
2014-02-11
Run benchmarks in user mode
Andrew Waterman
1
-4
/
+9
2013-04-29
benchmarks initial commit
Yunsup Lee
1
-0
/
+45