index
:
riscv-tests.git
attempt-travis-fix
ceasetest2
compliance_tests
cs152-sp18-lab3
debug
debug-0.13
debug-clear-satp
debug-delete-sim
debug_auth
debug_disassemble
disable_unavailable
dma-memcpy
eos20-bringup
hw_watchpoint
interrupts
master
misc
no_progbuf
priv
privchange-dontdeleteme
python3
rekall
resume_from_trigger
riscv-tests-sail
rtos
rvt-master
smi-demo
split-isa-tests
sqrt-171
tmp
trap_entry_align
trap_entry_align-1
travis-dev
trigger_priority
usb_error
xlen_fix
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
Age
Commit message (
Expand
)
Author
Files
Lines
2022-06-07
Test misaligned loads.
Tim Newsome
8
-0
/
+160
2022-06-07
Set TESTNUM before executing code.
Tim Newsome
3
-6
/
+4
2022-06-06
Revert unaligned tests.
Tim Newsome
3
-51
/
+1
2022-06-06
Test unaligned ld accesses.
Tim Newsome
1
-0
/
+27
2022-06-06
Add unaligned test cases for lw
Tim Newsome
1
-0
/
+23
2022-06-06
Set TESTNUM before executing code.
Tim Newsome
1
-1
/
+1
2022-05-31
Address pylint warnings. (#385)
Tim Newsome
8
-15
/
+16
2022-05-31
Fix GdbTest.disable_pmp failing on systems which support NAPOT but not TOR re...
Luke Wren
1
-2
/
+8
2022-05-28
Permit mtval to be zero in misaligned address test, fixes #389 (#390)
Luke Wren
1
-0
/
+2
2022-05-16
V implies FD now. (#382)
Tim Newsome
1
-3
/
+3
2022-04-25
Add EbreakTest. (#380)
Tim Newsome
2
-0
/
+62
2022-04-07
Make download test data const. (#378)
Tim Newsome
1
-2
/
+2
2022-03-08
Add Zfh and Svnapot to Spike ISA string
Andrew Waterman
1
-2
/
+2
2022-03-03
With new OpenOCD, gdb prints thread info differently (#373)
Tim Newsome
1
-1
/
+2
2022-03-03
Add assert to MemorySampleTest. (#370)
Tim Newsome
1
-0
/
+1
2022-02-09
Debug test to check that stepping doesn't inappropriately switch to Thread 1 ...
Greg Savin
1
-0
/
+21
2022-01-06
Add gdb.interact() for debug tests. (#367)
Tim Newsome
1
-0
/
+18
2021-11-29
Fix TranslateTests. (#365)
Tim Newsome
2
-5
/
+7
2021-11-12
Set `riscv resume_order reversed`. (#363)
Tim Newsome
1
-0
/
+2
2021-11-12
Create DisconnectTest. (#364)
Tim Newsome
2
-32
/
+53
2021-11-12
Add timing output to DebugTurboStep. (#362)
Tim Newsome
1
-1
/
+5
2021-10-05
Remove slen. (#360)
Tim Newsome
4
-22
/
+16
2021-07-22
Fix #352 (#353)
Daniel Lustig
1
-2
/
+2
2021-07-21
Move the Svnapot test to its own folder (#351)
Daniel Lustig
4
-1
/
+10
2021-07-19
Bump env
Andrew Waterman
1
-20
/
+0
2021-07-19
Add a test for Svnapot (#349)
Daniel Lustig
2
-0
/
+173
2021-07-19
Debug tests: catch write to nonexistent trigger registers in entry.S (#348)
Luke Wren
1
-0
/
+7
2021-06-29
Update README.md (#342)
mymatin
1
-1
/
+1
2021-06-08
Tweaks for multispike. (#339)
Tim Newsome
3
-9
/
+19
2021-06-01
Enable access to cycle counter before trying to write it
Andrew Waterman
1
-0
/
+13
2021-06-01
Test all four ways of reading a read-only CSR
Andrew Waterman
1
-0
/
+8
2021-05-20
Test multiple heterogeneous spike instances. (#338)
Tim Newsome
6
-63
/
+70
2021-05-12
Fix for rv64mi/sbreak and rv64mi/scall that I broke in my previous commit: (#...
SLAMET RIANTO
2
-0
/
+2
2021-05-10
Fixes for illegal.S to support Bare-SMode and sbreak.S & scall.S to support C...
SLAMET RIANTO
3
-0
/
+52
2021-05-07
Test daisy chained homogeneous spike instances. (#334)
Tim Newsome
9
-40
/
+303
2021-04-13
Add FreeRTOS smoke tests. (#333)
Tim Newsome
9
-15
/
+103
2021-02-11
Add early_applicable() to a few tests. (#325)
Tim Newsome
1
-7
/
+8
2021-02-01
Align mtvec in rv32mi-p-shamt test
Andrew Waterman
1
-0
/
+1
2021-02-01
Prevent GCC from pattern-matching the memset implementation
Andrew Waterman
1
-1
/
+1
2021-01-25
Smoketest that vl and vtype can be modified. (#320)
Tim Newsome
2
-29
/
+12
2021-01-08
Don't rely on the implementation-specific WFI time limit (#318)
Paul Donahue
1
-18
/
+0
2021-01-08
Disable V extension when compiler doesn't support it. (#317)
Tim Newsome
1
-2
/
+24
2021-01-07
Park other harts in TranslateTest. (#313)
Tim Newsome
1
-0
/
+1
2021-01-07
Stop testing `-rtos riscv`. (#314)
Tim Newsome
2
-23
/
+3
2021-01-04
Disable rv32ua/rv64ua LR/SC test case 4 (#316)
Ben Marshall
1
-8
/
+14
2020-12-31
Make HiFiveUnleashed tests clean.
Tim Newsome
7
-1
/
+14
2020-12-18
Add test for new OpenOCD `riscv info` command. (#310)
Tim Newsome
1
-0
/
+13
2020-12-18
Revive and expand invalid read test. (#309)
Tim Newsome
1
-12
/
+19
2020-12-16
Refactor rv64ud structural test to match format of other tests (#311)
Kathlene Hurt
1
-11
/
+13
2020-12-14
Add tests for memory sampling feature. (#300)
Tim Newsome
10
-1
/
+104
[next]