aboutsummaryrefslogtreecommitdiff
AgeCommit message (Collapse)AuthorFilesLines
2016-10-03Add test for memory read from invalid address.Tim Newsome2-0/+12
2016-09-30Tolerate remotes that return memory read errors.Tim Newsome1-1/+9
2016-09-29Update dmode test to match spec.Tim Newsome2-46/+101
M-mode writes to triggers with dmode set are now ignored instead of raising an exception. Also added -f/--fail-fast option to gdbserver.
2016-09-29Clear triggers during entry.Tim Newsome1-0/+9
If the last test leaves some triggers set they should be cleaned up.
2016-09-28Disable TriggerDmode while spike is changed.Tim Newsome1-0/+4
2016-09-21Move debug testing from all into debug-check target.Tim Newsome1-2/+2
Fixes issue #30.
2016-09-20Minor tweaks to trigger tests for openocd.Tim Newsome2-10/+16
2016-09-15Rewrite debug testing.Tim Newsome4-264/+762
No longer use unittest. Now tests can return not_applicable if eg. a desired execution mode isn't implemented on a target. Also we do a better job killing spike processes when a test fails. Did a lot of code cleanup, partly by using pylint. Fix the Makefile so that if the test fails, 'make' actually fails too.
2016-09-06Add rv32uf testsAndrew Waterman16-3/+142
2016-09-02Make RVC test fit in 16 KiBAndrew Waterman1-4/+4
2016-09-02Fix/add to instant trigger tests.Tim Newsome2-6/+23
2016-09-02Limit spike RAM so I can run valgrind on it.Tim Newsome1-0/+1
2016-09-01Add some immediate trigger tests.Tim Newsome2-6/+23
2016-09-01Create TriggerTest.Tim Newsome2-21/+136
2016-09-01Add test for address triggers.Tim Newsome2-1/+29
2016-09-01Remove "import ." notation.Tim Newsome1-1/+1
Doesn't work with Python 2.7.9 which is the default in latest Debian.
2016-09-01Add .pyc to .gitignore.Tim Newsome1-0/+1
2016-08-31Change accidental use of SLTIU in SLTI tests (#26)Brett Cannon1-1/+1
2016-08-30Share code between rv32ui and rv64ui testsAndrew Waterman39-2516/+180
They were almost identical, so I made them actually identical. This will reduce the burden of writing further tests that span base ISAs. Tests can still be specialized for XLEN with ifdefs on e.g. __riscv64.
2016-08-30Add missing RV32 slt[i]u testsAndrew Waterman5-147/+21
Closes #12.
2016-08-29On RV32, zero-extend pointers for HTIFAndrew Waterman1-12/+12
2016-08-29Don't explicitly use atomics in rsortAndrew Waterman1-11/+17
This is a pattern GCC should pick up for targets where AMOADD is faster than LW/ADD/SW.
2016-08-26Update to new breakpoint & counter specAndrew Waterman3-38/+38
2016-08-23Merge pull request #24 from richardxia/declare-dependenciesTim Newsome3-4/+6
Add requirements.txt and reorder imports by type.
2016-08-23Use a version range.Richard Xia1-1/+1
2016-08-22Add requirements.txt and reorder imports by type.Richard Xia3-4/+6
2016-08-22Use env shebang so for virtualenv compatibility.Tim Newsome1-1/+1
2016-08-17Improve AMO testsAndrew Waterman6-226/+35
- avoid code duplication between RV32 and RV64 variants - make LR/SC do something interesting on uniprocessors - avoid requiring M extension
2016-08-16Fix missing setup in test_turbostep.Tim Newsome1-0/+2
2016-08-16Simplify test_function_call.Tim Newsome2-3/+20
Now it doesn't rely on malloc, which can be tricky to get to work in and of itself.
2016-08-16bump envAndrew Waterman1-5/+6
2016-08-16Make ENTROPY deterministicAndrew Waterman1-3/+2
Base it on the output filename, not the pid. This still gets decent coverage, but is deterministic.
2016-08-15Add --32 and --64 options to gdbserver.py.Tim Newsome1-4/+17
2016-08-15Fix cut and paste bug.Tim Newsome1-5/+5
Also minor style changes.
2016-08-11Merge pull request #21 from sifive/add_freedom_sim_targetsTim Newsome10-49/+274
Add freedom sim targets
2016-08-11Add FreedomU500 & incorporate feedbackMegan Wachs6-68/+96
2016-08-11Make simple memory test errors more readable.Tim Newsome1-1/+5
2016-08-08move fclass macros into the same file as the rest (#22)Colin Schmidt3-8/+8
2016-08-08By default debug=FalseMegan Wachs1-2/+2
2016-08-08Add U500 TargetMegan Wachs3-2/+72
2016-08-08Some code cleanupMegan Wachs3-6/+5
2016-08-08Added FreedomE300 Simulator targetMegan Wachs5-10/+138
2016-08-08Merge remote-tracking branch 'origin/master'Megan Wachs15-55/+293
2016-08-01Re-enable debug testing. (#20)Tim Newsome1-1/+1
Manually ran all the steps travis does, and the tests pass.
2016-07-29Add RV32 RVC and breakpoint testsAndrew Waterman6-2/+34
2016-07-29Add an RVC testAndrew Waterman6-39/+171
2016-07-28Add tests for virtual priv register.Tim Newsome2-0/+63
Users can use this register to inspect and change the privilege level of the core. It doesn't make any assumptions about the actual underlying debug mechanism (as opposed to having the user change DCSR directly, which may not exist in all debug implementations).
2016-07-28Add --gdb argument so I can run valgrind on gdb.Tim Newsome3-14/+25
2016-07-27Rename m2gl_m2s to freedom-e300. (#19)Tim Newsome3-3/+3
It's possible to flash the Freedom E300 onto different FPGA boards, and then debug them in the exact same way.
2016-07-27Rename m2gl_m2s to freedom-e300.Tim Newsome3-3/+3
It's possible to flash the Freedom E300 onto different FPGA boards, and then debug them in the exact same way.
generated by cgit v1.1 at 2024-10-03 19:56:30 +0000