aboutsummaryrefslogtreecommitdiff
AgeCommit message (Expand)AuthorFilesLines
2019-04-04Test simultaneous resume using hasel. (#186)Tim Newsome9-31/+51
2019-03-17Rename TEST_SRL to TEST_SRLI to avoid conflicts with another TEST_SRL (#183)Pavel I. Kryukov1-18/+18
2019-03-11Add SmpSimultaneousRunHalt test. (#181)Tim Newsome4-10/+89
2019-02-14Test `-rtos hwthread` (#178)Tim Newsome6-22/+81
2019-01-26Fix comments for shift amount. (#177)takeoverjp3-3/+3
2019-01-25Merge pull request #175 from riscv/test_rtiCarsten Gosvig7-7/+17
2019-01-07Merge pull request #174 from riscv/MemTestBlockTim Newsome1-20/+43
2019-01-07Fail on unsupported SREC type.Tim Newsome1-0/+2
2019-01-04bump envAndrew Waterman1-5/+5
2018-12-31Add testing of run-test/idle cases.Tim Newsome7-7/+17
2018-12-31Fix MemTestBlockTim Newsome1-20/+41
2018-12-18Avoid using t3 and t4 for supporting RV32E (#173)zhonghochen1-5/+6
2018-12-03Reduce download size a bit.Tim Newsome2-6/+9
2018-12-03Merge pull request #172 from riscv/downloadtestTim Newsome1-1/+1
2018-11-30Use more than 1KB for download test.Tim Newsome1-1/+1
2018-11-16Make pylint happy.Tim Newsome1-3/+6
2018-11-16Test memory content on failing SC (#171)Florian Zaruba1-4/+10
2018-11-14Merge pull request #165 from riscv/flashTim Newsome7-18/+103
2018-11-14Merge pull request #169 from riscv/eclipse_memory_readCarsten Gosvig4-2/+59
2018-11-14Cleanup and renamed test flag to invalid_memory_returns_zerocgsfv4-6/+6
2018-11-13Added MemTestBlockReadInvalid verifying the corresponding OpenOCD fixcgsfv4-2/+59
2018-11-12Simpler/more idiomatic way to keep string on stackTim Newsome1-4/+1
2018-10-31Add HiFive1-flash target configuration.Tim Newsome2-0/+59
2018-10-31Fix remaining tests to work from flash:Tim Newsome2-6/+17
2018-10-29Almost all tests pass with HiFive1-flashTim Newsome2-4/+13
2018-10-29Tweak debug tests to run out of flash.Tim Newsome4-8/+17
2018-10-24Merge branch 'TriggerLoadAddressInstant'Tim Newsome1-12/+1
2018-10-24Re-enable TriggerStoreAddressInstantTim Newsome1-12/+1
2018-10-05Make HwWatchpoint test fail on incorrect result.hw_watchpointTim Newsome3-7/+10
2018-10-03Added tests for hw and sw watchpointscgsfv3-0/+88
2018-09-23bump envAndrew Waterman1-5/+5
2018-09-13Assert if HiFive1 program is too large.Tim Newsome1-0/+2
2018-09-13Put debug test stack in data instead of textTim Newsome1-0/+1
2018-09-08Merge branch 'tommythorn-master'Andrew Waterman6-0/+42
2018-09-08RV64 s{ll,ra,rl}w tests with non-canonical valuesTommy Thorn6-0/+42
2018-09-06Revert "breakpoint.S: Don't assume trigger is hardwired to breakpoint (#158) ...Andrew Waterman1-1/+1
2018-09-06breakpoint.S: Don't assume trigger is hardwired to breakpoint (#158) (#159)Tommy Thorn1-1/+1
2018-09-03Merge pull request #156 from riscv/PrivChangeTim Newsome1-27/+26
2018-08-31Fix CustomRegisterTest.Tim Newsome2-5/+6
2018-08-29Add test case for `riscv expose_custom`.Tim Newsome12-0/+55
2018-08-28Reset address translation/perms before PrivChangeTim Newsome1-27/+26
2018-08-27Neuter TriggerStoreAddressInstantTim Newsome1-1/+13
2018-08-27Make pylint happy.Tim Newsome1-1/+2
2018-08-25Temporarily disabling PrivChange testAndrew Waterman1-22/+23
2018-08-23Make pylint happy with change d1d2d953b5016b465.Tim Newsome2-3/+4
2018-08-23Get all of the log into the final log fileTim Newsome1-6/+20
2018-08-23Merge pull request #153 from dmitryryzhov/rtos-switch-active-threadTim Newsome1-0/+28
2018-08-22Merge branch 'master' of https://github.com/riscv/riscv-testsTim Newsome1-2/+2
2018-08-22Disable MulticoreRunHaltStepiTestTim Newsome1-52/+52
2018-08-22Add debug test, which checks that openocd correctly switch active thread on a...Dmitry Ryzhov1-0/+28
generated by cgit v1.1 at 2024-11-05 03:46:06 +0000