aboutsummaryrefslogtreecommitdiff
AgeCommit message (Expand)AuthorFilesLines
2021-05-20Test multiple heterogeneous spike instances. (#338)Tim Newsome6-63/+70
2021-05-12Fix for rv64mi/sbreak and rv64mi/scall that I broke in my previous commit: (#...SLAMET RIANTO2-0/+2
2021-05-10Fixes for illegal.S to support Bare-SMode and sbreak.S & scall.S to support C...SLAMET RIANTO3-0/+52
2021-05-07Test daisy chained homogeneous spike instances. (#334)Tim Newsome9-40/+303
2021-04-13Add FreeRTOS smoke tests. (#333)Tim Newsome9-15/+103
2021-02-11Add early_applicable() to a few tests. (#325)Tim Newsome1-7/+8
2021-02-01Align mtvec in rv32mi-p-shamt testAndrew Waterman1-0/+1
2021-02-01Prevent GCC from pattern-matching the memset implementationAndrew Waterman1-1/+1
2021-01-25Smoketest that vl and vtype can be modified. (#320)Tim Newsome2-29/+12
2021-01-08Don't rely on the implementation-specific WFI time limit (#318)Paul Donahue1-18/+0
2021-01-08Disable V extension when compiler doesn't support it. (#317)Tim Newsome1-2/+24
2021-01-07Park other harts in TranslateTest. (#313)Tim Newsome1-0/+1
2021-01-07Stop testing `-rtos riscv`. (#314)Tim Newsome2-23/+3
2021-01-04Disable rv32ua/rv64ua LR/SC test case 4 (#316)Ben Marshall1-8/+14
2020-12-31Make HiFiveUnleashed tests clean.Tim Newsome7-1/+14
2020-12-18Add test for new OpenOCD `riscv info` command. (#310)Tim Newsome1-0/+13
2020-12-18Revive and expand invalid read test. (#309)Tim Newsome1-12/+19
2020-12-16Refactor rv64ud structural test to match format of other tests (#311)Kathlene Hurt1-11/+13
2020-12-14Add tests for memory sampling feature. (#300)Tim Newsome10-1/+104
2020-12-08Add rd=x0 test case to csr test (#308)Takahiro1-0/+1
2020-12-07Fix minor typo (#307)Takahiro1-1/+1
2020-11-20Only attempt to build tests supported by compilerAndrew Waterman19-38/+6
2020-11-11add zfh (float16) test case and related macros (#301)Chih-Min Chao26-0/+769
2020-10-19use registers present on rv32e (#299)Sandeep Rajendran1-4/+4
2020-10-15bump env (#298)Sandeep Rajendran1-14/+14
2020-10-08Expose registers on all harts in openocd cfgs (#297)Samuel Obuch2-4/+10
2020-10-02Modify PMP benchmark to detect granularity (#295)Moritz Schneider1-10/+24
2020-08-31Add test for `riscv repeat_read`. (#293)Tim Newsome1-0/+34
2020-08-12Point people at a compiler that supports vectors. (#290)Tim Newsome1-1/+2
2020-08-06Add enable_rtos_riscv (#288)Tim Newsome1-0/+2
2020-07-14bump env to fix #286Andrew Waterman1-14/+14
2020-07-01Make pylint happy. (#285)Tim Newsome1-0/+1
2020-06-25Add manual hwbp test. (#283)Tim Newsome4-0/+98
2020-06-25Create a more sophisticated vector test (#284)Tim Newsome4-10/+248
2020-05-26Test semihosting calls (#280)Tim Newsome9-5/+205
2020-05-18Parse "cannot insert breakpoint" message. (#279)Tim Newsome1-1/+8
2020-05-13Update env (#275)Paul Donahue1-5/+19
2020-04-17The HTIF device must live in its own page since it is (generally) a bus/hardw...Adrian Harris1-0/+1
2020-04-10Make TooManyHwbp more thorough. (#272)Tim Newsome1-1/+6
2020-04-10Change slen to a value that spike supports. (#271)Tim Newsome1-1/+3
2020-03-29Add debug-check-fast target forAndrew Waterman1-0/+4
2020-03-26Improve address translation tests (#261)Tim Newsome4-35/+59
2020-03-26Write a NOP program in PrivRw test. (#260)Tim Newsome2-9/+8
2020-03-21Fix regression introduced by 24d7d6b68c5581c36cbdef354b1882a7a8dd52c5Andrew Waterman1-7/+7
2020-03-21Move self-modifying 'fence.i' ops to .data memory section (#269)WRansohoff1-6/+14
2020-03-19Fix comments error in fmin.S (#267)Mohanson2-4/+4
2020-03-18Spike changed --varch syntax (#257)Tim Newsome1-2/+2
2020-03-18Specify misa for HiFive Unleashed. (#259)Tim Newsome1-0/+2
2020-03-18Have both rs=rd and rs!=rd cases in csr.S (#263)Takahiro1-12/+15
2020-03-18Fix shamt.S header (#264)Takahiro1-2/+2
generated by cgit v1.1 at 2024-07-10 08:42:33 +0000