aboutsummaryrefslogtreecommitdiff
AgeCommit message (Expand)AuthorFilesLines
2020-03-05Add debug statement.debugTim Newsome1-0/+1
2020-03-05Clean up gdb parsing code. (#247)Tim Newsome1-42/+32
2020-03-05Add a simple mechanism to skip tests on targets. (#251)Tim Newsome2-1/+9
2020-03-02enable rv32e compatability by replacing reg x29 with reg x7 (#250)Cedric Orban1-12/+12
2020-02-27bump envAndrew Waterman1-10/+5
2020-02-21scall: make the intention of the test in machine mode more clear (#246)Nils Asmussen1-1/+6
2020-02-20Fix rv64mi-p-csr on systems with FPUsAndrew Waterman1-2/+3
2020-02-14Add tests for vector register access (#244)Tim Newsome5-34/+137
2020-02-11Generate very different values on different harts. (#238)Tim Newsome2-4/+5
2020-02-11Run OpenOCD output through spike-dasm. (#239)Tim Newsome1-3/+9
2020-02-11Look for \bmain\b instead of ' main '. (#237)Tim Newsome1-2/+2
2020-02-08Solves https://github.com/riscv/riscv-tests/issues/241 : Each mhartid has the...Sho Nakatani1-2/+2
2020-01-31Added CSR test cases on whether writing 0 to CSR works, as that might get ove...Torbjørn Viem Ness1-0/+2
2020-01-15Force DMI busy in all tests. (#235)Tim Newsome2-15/+44
2020-01-09Smoke test virtual address translation support. (#233)Tim Newsome6-13/+231
2019-12-28benchmarks: Disassemble .text.init section (#230)Albert Ou1-1/+1
2019-12-24submodule: bump env version (#229)Chih-Min Chao1-5/+10
2019-12-18Hardcode misa values for all spike targets. (#227)Tim Newsome9-7/+27
2019-12-18Tell people where to get software. (#226)Tim Newsome1-3/+9
2019-12-10benchmarks: Simplify TLS initialisation (#224)James Clarke3-19/+5
2019-12-10Improve parallellism in debug test Makefile (#223)Tim Newsome2-15/+28
2019-12-02Use a small binary to set up HiFive Unleashed. (#221)Tim Newsome3-10/+10
2019-11-22Move to Python 3. (#218)Tim Newsome4-75/+78
2019-11-04Remove cruft from icache-alias testAndrew Waterman1-35/+0
2019-11-04Add rv64si-p-icache-aliasAndrew Waterman2-0/+177
2019-10-15Add support to run all tests against HiFive Unleashed. (#212)Tim Newsome7-3/+191
2019-10-09Remove ocd_ prefix. (#210)Tim Newsome4-4/+4
2019-09-24Redo the debug README. (#205)Tim Newsome1-26/+19
2019-09-24Look for binaries in $PATH. (#208)Tim Newsome1-7/+4
2019-09-19Small debug test improvements. (#204)Tim Newsome0-0/+0
2019-08-02Miscellaneous minor test improvements (#199)Tim Newsome4-19/+20
2019-07-29Support RV32E. Fixed #198 (#200)Leway Colin3-42/+42
2019-07-15Make tests work with RV32E targets. (#196)Tim Newsome5-27/+45
2019-07-15Use work area in spike-1 to cover CRC algorithm. (#195)Tim Newsome2-1/+6
2019-07-01pmp: first set the address, then cfg (#194)Pentin Alexander Sergeevich1-1/+1
2019-06-14Work better with mainline gdb (#192)Tim Newsome2-23/+46
2019-05-16Cover with/without halt groups. (#191)Tim Newsome5-12/+20
2019-04-20Merge branch 'neelgala-master'Andrew Waterman1-19/+4
2019-04-20masking no longer required.Neel1-16/+0
2019-04-20removing check for reset value of type in mcontrolNeel1-10/+8
2019-04-20fix for #159 #158Neel1-4/+7
2019-04-08Test lack of abstract CSR access. (#187)Tim Newsome7-8/+14
2019-04-04Test simultaneous resume using hasel. (#186)Tim Newsome9-31/+51
2019-03-17Rename TEST_SRL to TEST_SRLI to avoid conflicts with another TEST_SRL (#183)Pavel I. Kryukov1-18/+18
2019-03-11Add SmpSimultaneousRunHalt test. (#181)Tim Newsome4-10/+89
2019-02-14Test `-rtos hwthread` (#178)Tim Newsome6-22/+81
2019-01-26Fix comments for shift amount. (#177)takeoverjp3-3/+3
2019-01-25Merge pull request #175 from riscv/test_rtiCarsten Gosvig7-7/+17
2019-01-07Merge pull request #174 from riscv/MemTestBlockTim Newsome1-20/+43
2019-01-07Fail on unsupported SREC type.Tim Newsome1-0/+2
generated by cgit v1.1 at 2024-06-25 10:37:28 +0000