index
:
riscv-tests.git
attempt-travis-fix
ceasetest2
compliance_tests
cs152-sp18-lab3
debug
debug-0.13
debug-clear-satp
debug-delete-sim
debug_auth
debug_disassemble
disable_unavailable
dma-memcpy
eos20-bringup
hw_watchpoint
interrupts
master
misc
no_progbuf
priv
privchange-dontdeleteme
python3
rekall
resume_from_trigger
riscv-tests-sail
rtos
rvt-master
smi-demo
split-isa-tests
sqrt-171
tmp
trap_entry_align
trap_entry_align-1
travis-dev
trigger_priority
usb_error
xlen_fix
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
Age
Commit message (
Expand
)
Author
Files
Lines
2025-06-13
Merge pull request #624 from riscv-software-src/ziccid
HEAD
master
Andrew Waterman
3
-2
/
+61
2025-06-13
Add Ziccid test
Andrew Waterman
3
-2
/
+61
2025-06-12
Replace floating magic constant by macro (#623)
Andrew Waterman
17
-43
/
+61
2025-06-10
apply nInff
Chih-Min Chao
4
-4
/
+4
2025-06-10
apply Inff
Chih-Min Chao
5
-5
/
+5
2025-06-10
apply nInfd
Chih-Min Chao
3
-3
/
+3
2025-06-10
apply Infd
Chih-Min Chao
4
-4
/
+4
2025-06-10
apply nInfh
Chih-Min Chao
1
-1
/
+1
2025-06-10
apply Infh
Chih-Min Chao
2
-2
/
+2
2025-06-10
apply sNaNh
Chih-Min Chao
2
-2
/
+2
2025-06-10
apply qNaNf
Chih-Min Chao
4
-9
/
+9
2025-06-10
apply qNaNd
Chih-Min Chao
4
-5
/
+5
2025-06-10
apply sNaNd
Chih-Min Chao
3
-5
/
+5
2025-06-10
apply sNaNf
Chih-Min Chao
3
-5
/
+5
2025-06-10
macro: define [sq]NaN[dfh] and [n]Inf[dfh]
Chih-Min Chao
1
-0
/
+18
2025-04-28
CI: Bump GitHub actions to latest versions (#619)
Andrew Waterman
2
-11
/
+11
2025-04-18
Fix rv32ud-p-fcvt_w and -recoding being redundant with rv32uf
Andrew Waterman
3
-3
/
+7
2025-04-18
configure: do autoupdate
Ariel Xiong
1
-4
/
+4
2025-04-15
Remove use of qNaN/sNaN in a different way to fix LLVM build (#613)
Andrew Waterman
9
-69
/
+87
2025-04-15
Fix rv64ua-amomaxu_w and rv64ua-amominu_w testcases for rv32 (#611)
etterli
2
-0
/
+8
2025-04-14
Remove use of qNaN/sNaN to fix LLVM build (#612)
Andrew Waterman
9
-22
/
+35
2025-04-10
Add test for pmpaddr[G-1] edge cases (#609)
Tim Hutt
4
-0
/
+164
2025-04-07
Add instret_overflow test
Andrew Waterman
4
-0
/
+52
2025-04-07
Moving env forward (#607)
Ariel Xiong
1
-0
/
+0
2025-04-03
Removed irrelevant test (#605)
Kathlene Magnus
2
-71
/
+0
2025-02-28
Merge pull request #603 from riscv-software-src/bmark_compile
Jerry Zhao
1
-4
/
+11
2025-02-24
Compile non-vec benchmarks for rv64gc
Jerry Zhao
1
-4
/
+11
2025-02-07
Added instructions to handle Rs1 and Rd dependency in load-store bypass seque...
splinedrive
1
-0
/
+14
2025-01-29
Add Load-Store and Store-Load Bypass Tests for Forwarding in Pipelined CPU (#...
splinedrive
7
-5
/
+301
2024-11-18
Suppress implicit-int and implicit-function-declaration warnings in Dhrystone...
Tommy Murphy
1
-1
/
+1
2024-11-16
Fix the typo in the Makefrag for the reference to 2-stage-translation.S (#596)
Kun Lu
1
-1
/
+1
2024-11-11
Add hypervisor 2-stage translation test (#558)
heiyuen1999
3
-1
/
+147
2024-11-11
[debug] Add sfence.vma in the disable_pmp (#537)
lzbro
2
-0
/
+7
2024-11-11
Merge pull request #535 from lz-bro/set_pmp_deny
Anatoly Parshintsev
3
-0
/
+33
2024-11-09
[debug] Set PMP to create bad address
liangzhen
3
-0
/
+33
2024-11-08
[debug] Clear interrupt enable and pending in disable_timer (#538)
lzbro
2
-1
/
+4
2024-10-31
[debug] Support more SREC type in MemTestBlock (#589)
lzbro
1
-3
/
+17
2024-10-31
suppress new lint checks in old code (#590)
Andrew Waterman
1
-0
/
+4
2024-09-06
Merge pull request #581 from en-sc/en-sc/reserve-trigger-fix-propper
Evgeniy Naydanov
1
-21
/
+59
2024-09-06
[debug] Reserve triggers propperly in HwbpManual
Evgeniy Naydanov
1
-21
/
+59
2024-09-05
Merge pull request #580 from en-sc/en-sc/reserve-trigger-fix
Evgeniy Naydanov
1
-1
/
+1
2024-09-05
[debug] Fix trigger reservation in HwbpManual
Evgeniy Naydanov
1
-1
/
+1
2024-09-05
Merge pull request #575 from en-sc/en-sc/reserve-trigger
Evgeniy Naydanov
1
-0
/
+2
2024-08-27
Fix EtriggerTest assuming that NULL causes a trap (#579)
Luke Wren
1
-2
/
+4
2024-08-14
Fit riscv-tests to newest riscv spec: renaming sptbr,sbadaddr,mbadaddr (#578)
HUJIYONG
5
-12
/
+12
2024-08-07
[debug] Reserve the trigger in `HwbpManual`
Evgeniy Naydanov
1
-0
/
+2
2024-08-07
Remove `debug/test` binary file (#574)
Evgeniy Naydanov
1
-0
/
+0
2024-07-30
debug: update lds to merge more section (#573)
Mark Zhuang
2
-6
/
+12
2024-07-17
rsort.c description updated to Radix Sort instead of Quicksort (#572)
Büşra Özdemir
1
-2
/
+2
2024-07-02
README: add link to toolchain (#569)
Daniel Maslowski
1
-1
/
+2
[next]