aboutsummaryrefslogtreecommitdiff
path: root/isa/rv32uzbkx
diff options
context:
space:
mode:
Diffstat (limited to 'isa/rv32uzbkx')
-rw-r--r--isa/rv32uzbkx/Makefrag9
-rw-r--r--isa/rv32uzbkx/xperm4.S74
-rw-r--r--isa/rv32uzbkx/xperm8.S72
3 files changed, 155 insertions, 0 deletions
diff --git a/isa/rv32uzbkx/Makefrag b/isa/rv32uzbkx/Makefrag
new file mode 100644
index 0000000..3458700
--- /dev/null
+++ b/isa/rv32uzbkx/Makefrag
@@ -0,0 +1,9 @@
+rv32uzbkx_sc_tests = \
+ xperm8 \
+ xperm4
+
+rv32uzbkx_p_tests = $(addprefix rv32uzbkx-p-, $(rv32uzbkx_sc_tests))
+rv32uzbkx_v_tests = $(addprefix rv32uzbkx-v-, $(rv32uzbkx_sc_tests))
+rv32uzbkx_ps_tests = $(addprefix rv32uzbkx-ps-, $(rv32uzbkx_sc_tests))
+
+spike_tests += $(rv32uzbkx_p_tests) $(rv32uzbkx_v_tests)
diff --git a/isa/rv32uzbkx/xperm4.S b/isa/rv32uzbkx/xperm4.S
new file mode 100644
index 0000000..8c2ec75
--- /dev/null
+++ b/isa/rv32uzbkx/xperm4.S
@@ -0,0 +1,74 @@
+# See LICENSE for license details.
+
+#*****************************************************************************
+# xperm4.S
+#-----------------------------------------------------------------------------
+#
+# Test xperm4 instruction.
+#
+
+#include "riscv_test.h"
+#include "test_macros.h"
+
+RVTEST_RV32U
+RVTEST_CODE_BEGIN
+
+ #-------------------------------------------------------------
+ # Arithmetic tests
+ #-------------------------------------------------------------
+
+ TEST_RR_OP( 2, xperm4, 0x65432100, 0x01234567, 0x12345678 );
+ TEST_RR_OP( 3, xperm4, 0xFFFFFFF0, 0xFFFFFFFF, 0x12345678 );
+ TEST_RR_OP( 4, xperm4, 0x00000000, 0x00000000, 0x12345678 );
+ TEST_RR_OP( 5, xperm4, 0x12345670, 0x76543210, 0x12345678 );
+ TEST_RR_OP( 6, xperm4, 0x65432100, 0x01234567, 0x12345678 );
+
+ TEST_RR_OP( 7, xperm4, 0x0000000F, 0x89ABCDEF, 0x9ABCDEF0 );
+ TEST_RR_OP( 8, xperm4, 0x0000000F, 0xFFFFFFFF, 0x9ABCDEF0 );
+ TEST_RR_OP( 9, xperm4, 0x00000000, 0x00000000, 0x9ABCDEF0 );
+ TEST_RR_OP( 10, xperm4, 0x00000000, 0x76543210, 0x9ABCDEF0 );
+ TEST_RR_OP( 11, xperm4, 0x0000000F, 0x89ABCDEF, 0x9ABCDEF0 );
+
+ #-------------------------------------------------------------
+ # Source/Destination tests
+ #-------------------------------------------------------------
+
+ TEST_RR_SRC1_EQ_DEST( 12, xperm4, 0x65432100, 0x01234567, 0x12345678 );
+ TEST_RR_SRC2_EQ_DEST( 13, xperm4, 0x65432100, 0x01234567, 0x12345678 );
+ TEST_RR_SRC12_EQ_DEST( 14, xperm4, 0x00000000, 0xFFFFFFFF );
+
+ #-------------------------------------------------------------
+ # Bypassing tests
+ #-------------------------------------------------------------
+
+ TEST_RR_DEST_BYPASS( 15, 0, xperm4, 0x65432100, 0x01234567, 0x12345678 );
+ TEST_RR_DEST_BYPASS( 16, 1, xperm4, 0xFFFFFFF0, 0xFFFFFFFF, 0x12345678 );
+ TEST_RR_DEST_BYPASS( 17, 2, xperm4, 0x00000000, 0x00000000, 0x12345678 );
+
+ TEST_RR_SRC12_BYPASS( 18, 0, 0, xperm4, 0x65432100, 0x01234567, 0x12345678 );
+ TEST_RR_SRC12_BYPASS( 19, 0, 1, xperm4, 0xFFFFFFF0, 0xFFFFFFFF, 0x12345678 );
+ TEST_RR_SRC12_BYPASS( 20, 0, 2, xperm4, 0x00000000, 0x00000000, 0x12345678 );
+ TEST_RR_SRC12_BYPASS( 21, 1, 0, xperm4, 0x65432100, 0x01234567, 0x12345678 );
+ TEST_RR_SRC12_BYPASS( 22, 1, 1, xperm4, 0xFFFFFFF0, 0xFFFFFFFF, 0x12345678 );
+ TEST_RR_SRC12_BYPASS( 23, 2, 0, xperm4, 0x00000000, 0x00000000, 0x12345678 );
+
+ TEST_RR_SRC21_BYPASS( 24, 0, 0, xperm4, 0x65432100, 0x01234567, 0x12345678 );
+ TEST_RR_SRC21_BYPASS( 25, 0, 1, xperm4, 0xFFFFFFF0, 0xFFFFFFFF, 0x12345678 );
+ TEST_RR_SRC21_BYPASS( 26, 0, 2, xperm4, 0x00000000, 0x00000000, 0x12345678 );
+ TEST_RR_SRC21_BYPASS( 27, 1, 0, xperm4, 0x65432100, 0x01234567, 0x12345678 );
+ TEST_RR_SRC21_BYPASS( 28, 1, 1, xperm4, 0xFFFFFFF0, 0xFFFFFFFF, 0x12345678 );
+ TEST_RR_SRC21_BYPASS( 29, 2, 0, xperm4, 0x00000000, 0x00000000, 0x12345678 );
+
+ TEST_RR_ZEROSRC1( 30, xperm4, 0x00000000, 0x12345678 );
+ TEST_RR_ZEROSRC2( 31, xperm4, 0x77777777, 0x01234567 );
+ TEST_RR_ZEROSRC12( 32, xperm4, 0x00000000 );
+ TEST_RR_ZERODEST( 33, xperm4, 0x01234567, 0x12345678 );
+
+ TEST_PASSFAIL
+
+RVTEST_CODE_END
+
+ .data
+RVTEST_DATA_BEGIN
+ TEST_DATA
+RVTEST_DATA_END
diff --git a/isa/rv32uzbkx/xperm8.S b/isa/rv32uzbkx/xperm8.S
new file mode 100644
index 0000000..8b6e973
--- /dev/null
+++ b/isa/rv32uzbkx/xperm8.S
@@ -0,0 +1,72 @@
+# See LICENSE for license details.
+
+#*****************************************************************************
+# xperm8.S
+#-----------------------------------------------------------------------------
+#
+# Test xperm8 instruction.
+#
+
+#include "riscv_test.h"
+#include "test_macros.h"
+
+RVTEST_RV32U
+RVTEST_CODE_BEGIN
+
+ #-------------------------------------------------------------
+ # Arithmetic tests
+ #-------------------------------------------------------------
+
+ TEST_RR_OP( 2, xperm8, 0x02010000, 0x00010203, 0x01020304 );
+ TEST_RR_OP( 3, xperm8, 0x88776655, 0x88776655, 0x03020100 );
+ TEST_RR_OP( 4, xperm8, 0xEFBEADDE, 0xDEADBEEF, 0x00010203 );
+ TEST_RR_OP( 5, xperm8, 0xBABABABA, 0xCAFEBABE, 0x01010101 );
+
+ TEST_RR_OP( 6, xperm8, 0x34783478, 0x12345678, 0x02000200 );
+ TEST_RR_OP( 7, xperm8, 0x00AA00DD, 0xAABBCCDD, 0x0403FF00 );
+ TEST_RR_OP( 8, xperm8, 0x00FF00FF, 0xFFFFFFFF, 0x04030403 );
+ TEST_RR_OP( 9, xperm8, 0x00000000, 0xFFFFFFFF, 0x07060504 );
+
+ #-------------------------------------------------------------
+ # Source/Destination tests
+ #-------------------------------------------------------------
+
+ TEST_RR_SRC1_EQ_DEST( 10, xperm8, 0xEFBEADDE, 0xDEADBEEF, 0x00010203 );
+ TEST_RR_SRC2_EQ_DEST( 11, xperm8, 0xEFBEADDE, 0xDEADBEEF, 0x00010203 );
+ TEST_RR_SRC12_EQ_DEST( 12, xperm8, 0x03020100, 0x03020100 );
+
+ #-------------------------------------------------------------
+ # Bypassing tests
+ #-------------------------------------------------------------
+
+ TEST_RR_DEST_BYPASS( 13, 0, xperm8, 0xEFBEADDE, 0xDEADBEEF, 0x00010203 );
+ TEST_RR_DEST_BYPASS( 14, 1, xperm8, 0xEFBEADDE, 0xDEADBEEF, 0x00010203 );
+ TEST_RR_DEST_BYPASS( 15, 2, xperm8, 0xEFBEADDE, 0xDEADBEEF, 0x00010203 );
+
+ TEST_RR_SRC12_BYPASS( 16, 0, 0, xperm8, 0xEFBEADDE, 0xDEADBEEF, 0x00010203 );
+ TEST_RR_SRC12_BYPASS( 17, 0, 1, xperm8, 0xEFBEADDE, 0xDEADBEEF, 0x00010203 );
+ TEST_RR_SRC12_BYPASS( 18, 0, 2, xperm8, 0xEFBEADDE, 0xDEADBEEF, 0x00010203 );
+ TEST_RR_SRC12_BYPASS( 19, 1, 0, xperm8, 0xEFBEADDE, 0xDEADBEEF, 0x00010203 );
+ TEST_RR_SRC12_BYPASS( 20, 1, 1, xperm8, 0xEFBEADDE, 0xDEADBEEF, 0x00010203 );
+ TEST_RR_SRC12_BYPASS( 21, 2, 0, xperm8, 0xEFBEADDE, 0xDEADBEEF, 0x00010203 );
+
+ TEST_RR_SRC21_BYPASS( 22, 0, 0, xperm8, 0xEFBEADDE, 0xDEADBEEF, 0x00010203 );
+ TEST_RR_SRC21_BYPASS( 23, 0, 1, xperm8, 0xEFBEADDE, 0xDEADBEEF, 0x00010203 );
+ TEST_RR_SRC21_BYPASS( 24, 0, 2, xperm8, 0xEFBEADDE, 0xDEADBEEF, 0x00010203 );
+ TEST_RR_SRC21_BYPASS( 25, 1, 0, xperm8, 0xEFBEADDE, 0xDEADBEEF, 0x00010203 );
+ TEST_RR_SRC21_BYPASS( 26, 1, 1, xperm8, 0xEFBEADDE, 0xDEADBEEF, 0x00010203 );
+ TEST_RR_SRC21_BYPASS( 27, 2, 0, xperm8, 0xEFBEADDE, 0xDEADBEEF, 0x00010203 );
+
+ TEST_RR_ZEROSRC1( 28, xperm8, 0x00000000, 0x12345678 );
+ TEST_RR_ZEROSRC2( 29, xperm8, 0xBEBEBEBE, 0xCAFEBABE );
+ TEST_RR_ZEROSRC12( 30, xperm8, 0x00000000 );
+ TEST_RR_ZERODEST( 31, xperm8, 0xDEADBEEF, 0x00010203 );
+
+ TEST_PASSFAIL
+
+RVTEST_CODE_END
+
+ .data
+RVTEST_DATA_BEGIN
+ TEST_DATA
+RVTEST_DATA_END