aboutsummaryrefslogtreecommitdiff
path: root/isa/rv64si
diff options
context:
space:
mode:
authorAndrew Waterman <aswaterman@gmail.com>2017-11-11 16:15:22 -0800
committerGitHub <noreply@github.com>2017-11-11 16:15:22 -0800
commit6cd865488a4ef49f0f68f46ef619f097a0ae9ec0 (patch)
tree6a2b35c60ef918172c316f0de45d98df0cb2d648 /isa/rv64si
parentd9b4071ea4a9a2fe84a51443250184f51e931ac2 (diff)
downloadriscv-tests-6cd865488a4ef49f0f68f46ef619f097a0ae9ec0.zip
riscv-tests-6cd865488a4ef49f0f68f46ef619f097a0ae9ec0.tar.gz
riscv-tests-6cd865488a4ef49f0f68f46ef619f097a0ae9ec0.tar.bz2
Make sure that code is 4-byte aligned before disabling rvc (#100)
Diffstat (limited to 'isa/rv64si')
-rw-r--r--isa/rv64si/ma_fetch.S1
1 files changed, 1 insertions, 0 deletions
diff --git a/isa/rv64si/ma_fetch.S b/isa/rv64si/ma_fetch.S
index 5943456..cd5a22d 100644
--- a/isa/rv64si/ma_fetch.S
+++ b/isa/rv64si/ma_fetch.S
@@ -23,6 +23,7 @@ RVTEST_CODE_BEGIN
#define stvec_handler mtvec_handler
#endif
+ .align 2
.option norvc
# Without RVC, the jalr should trap, and the handler will skip ahead.