aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorTim Newsome <tim@sifive.com>2016-06-21 13:56:32 -0700
committerTim Newsome <tim@sifive.com>2016-07-18 18:51:54 -0700
commit6aa5ac06c704ea822bd1150e5c2d8900ce380807 (patch)
tree70bc356ffb342f07e54b68bf8911475b943e12e6
parent72822ba60b710dc2ce0c9cffbc990d99e93490c1 (diff)
downloadriscv-tests-6aa5ac06c704ea822bd1150e5c2d8900ce380807.zip
riscv-tests-6aa5ac06c704ea822bd1150e5c2d8900ce380807.tar.gz
riscv-tests-6aa5ac06c704ea822bd1150e5c2d8900ce380807.tar.bz2
Remove hardware breakpoints so future tests work.
-rwxr-xr-xdebug/gdbserver.py3
1 files changed, 3 insertions, 0 deletions
diff --git a/debug/gdbserver.py b/debug/gdbserver.py
index deb3d57..030b6a1 100755
--- a/debug/gdbserver.py
+++ b/debug/gdbserver.py
@@ -241,6 +241,9 @@ class DebugTest(DeleteServer):
output = self.gdb.c()
self.assertIn("Cannot insert hardware breakpoint", output)
+ # Clean up, otherwise the hardware breakpoints stay set and future
+ # tests may fail.
+ self.gdb.command("D")
def test_registers(self):
# Get to a point in the code where some registers have actually been