vfwcvt_f_xu_v.h\insns\riscv - riscv-isa-sim.git - Unnamed repository; edit this file 'description' to name the repository.

index : riscv-isa-sim.git

Unnamed repository; edit this file 'description' to name the repository.

root

about summary refs log tree commit diff

path: root/riscv/insns/vfwcvt_f_xu_v.h

blob: fcb8c0c26b1e37522b14d2201776832f3161966f (plain)

// vfwcvt.f.xu.v vd, vs2, vm
VI_CHECK_DSS(false);
if (P.VU.vsew == e32)
  require(p->supports_extension('D'));

VI_VFP_LOOP_BASE
  auto vs2 = P.VU.elt<uint32_t>(rs2_num, i);
  P.VU.elt<float64_t>(rd_num, i, true) = ui32_to_f64(vs2);
  set_fp_exceptions;
VI_VFP_LOOP_WIDE_END