vdiv_vv.h\insns\riscv - riscv-isa-sim.git - Unnamed repository; edit this file 'description' to name the repository.

index : riscv-isa-sim.git

Unnamed repository; edit this file 'description' to name the repository.

root

about summary refs log tree commit diff

path: root/riscv/insns/vdiv_vv.h

blob: 67da162d71121d506774df5d3d859df64657d53c (plain)

// vdiv.vv vd, vs2, vs1
VI_VV_LOOP
({
  if (vs1 == 0)
    vd = -1;
  else if (vs2 == -(1 << (sew - 1)) && vs1 == -1)
    vd = vs2;
  else
    vd = vs2 / vs1;
})