fcvt_wu_s.h\insns\riscv - riscv-isa-sim.git - Unnamed repository; edit this file 'description' to name the repository.

index : riscv-isa-sim.git

Unnamed repository; edit this file 'description' to name the repository.

root

about summary refs log tree commit diff

path: root/riscv/insns/fcvt_wu_s.h

blob: 034d6816238b8597f87ab071bcbfd40bce3f45ac (plain)

require_extension('F');
require_fp;
softfloat_roundingMode = RM;
WRITE_RD(sext32(f32_to_ui32(f32(FRS1), RM, true)));
set_fp_exceptions;