c_sd.h\insns\riscv - riscv-isa-sim.git - Unnamed repository; edit this file 'description' to name the repository.

index : riscv-isa-sim.git

Unnamed repository; edit this file 'description' to name the repository.

root

about summary refs log tree commit diff

path: root/riscv/insns/c_sd.h

blob: 860e2debea23a7bf3686b9e82ea0113d8f1b8737 (plain)

require_extension(EXT_ZCA);
require((xlen == 64) || p->extension_enabled(EXT_ZCLSD));

if (xlen == 32) {
  MMU.store<uint64_t>(RVC_RS1S + insn.rvc_ld_imm(), RVC_RS2S_PAIR);
} else {
  MMU.store<uint64_t>(RVC_RS1S + insn.rvc_ld_imm(), RVC_RS2S);
}