index
:
riscv-isa-sim.git
confprec
cs250
cycleh
debug_rom
debug_rom_fence
device_flags
dtm_reset_error
dts_parsing
dynamic
eos18-bringup
factor-out-macros
fix-bf16
force-rtti
fp-encoding
heterogeneous_mc
hwachav4
increase-stack-size
itrigger-etrigger-cleanup
load_reservation_set_size
log-commits-faster
master
mmio-hack
mvp
no_progbuf
no_progbuf2
nolibfdt
p-ext-0.5.2
plctlab-plct-zce-fix2
plic-clint-endian
plic_uart_v1
priv-1.10
private-l1-caches
pte-info-and-delegation
remove-tests
rivosinc-etrigger_fix_exception_match
rva-profile-support
simplify-misaligned
sodor
sparse-mem
speedup-hacks
static-link
test
tmp
trigger_priority
tweak_debug_rom
whole-archive
sifive/rvv0.9-phase2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
riscv
/
processor.cc
Age
Commit message (
Expand
)
Author
Files
Lines
2023-04-11
explicitly show D(-mode) instead of M(-mode) when in debug mode
YenHaoChen
1
-0
/
+2
2023-04-04
Decrement icount trigger count on external interrupt
Scott Johnson
1
-0
/
+1
2023-03-29
Support zihpm && !zicntr
Jerry Zhao
1
-2
/
+2
2023-03-29
Set counteren_mask properly when !(zihpm && zicntr)
Jerry Zhao
1
-1
/
+1
2023-03-20
Implement Smrnmi extension
Andrew Waterman
1
-3
/
+16
2023-02-07
Merge pull request #1245 from riscv-software-src/misa-c-writable
Andrew Waterman
1
-2
/
+3
2023-02-06
Make JVT CSR definition account for dynamically disabling Zcmt
Andrew Waterman
1
-1
/
+1
2023-02-06
Add infrastructure to dynamically disable multi-letter extensions
Weiwei Li
1
-1
/
+2
2023-02-06
Use sv57 paging for rv64 configurations
Jerry Zhao
1
-1
/
+1
2023-02-06
Set cfg-provided processor_t.pmp_num before parsing the dtb
Jerry Zhao
1
-1
/
+1
2023-02-04
Remove decode_macros.h from disasm.h
Jerry Zhao
1
-0
/
+1
2023-01-30
triggers: force to slow path with icount triggers
YenHaoChen
1
-1
/
+5
2023-01-27
Enable Svadu control bits in menvcfg and henvcfg
Aaron Durbin
1
-0
/
+2
2023-01-19
Improve PMP number/granularity error messages
Andrew Waterman
1
-3
/
+4
2023-01-18
Instantiate tdata/tinfo as const csrs when trigger_count == 0
Jerry Zhao
1
-5
/
+11
2023-01-18
Add trigger_count field to cfg_t
Jerry Zhao
1
-1
/
+1
2023-01-03
Fix debug-mode regression introduced by 20e7f53
Jerry Zhao
1
-0
/
+2
2023-01-03
Pass cfg object to processor_t constructor
Andrew Waterman
1
-5
/
+4
2022-12-27
Prevent processor_t from retiring instructions after a WFI
Jerry Zhao
1
-0
/
+4
2022-12-21
Merge pull request #1192 from riscv-software-src/improve-histogram
Andrew Waterman
1
-2
/
+6
2022-12-21
Sort histogram printout count, rather than address
Andrew Waterman
1
-2
/
+6
2022-12-21
Remove --enable-histogram option
Andrew Waterman
1
-7
/
+0
2022-12-21
Support histogram regardless of configure flag
Andrew Waterman
1
-2
/
+0
2022-12-20
Always build with commit logging support
Jerry Zhao
1
-8
/
+0
2022-12-20
Add logged instruction variants to insn_desc_t
Jerry Zhao
1
-3
/
+12
2022-12-20
Add logged variants of insn templates
Jerry Zhao
1
-8
/
+8
2022-12-20
Always reset commit logging variables
Jerry Zhao
1
-2
/
+0
2022-12-20
Always perform symbol lookup in debug
Jerry Zhao
1
-2
/
+5
2022-12-15
Rename memif_endianness_t to endianness_t
Jerry Zhao
1
-1
/
+1
2022-12-13
Merge pull request #1173 from ucb-bar/splitvu
Andrew Waterman
1
-61
/
+1
2022-12-12
Make the processor_t interface independent of configure'd variables (#1174)
Jerry Zhao
1
-2
/
+8
2022-12-12
Pull vector unit into separate source/header
Jerry Zhao
1
-61
/
+1
2022-12-10
triggers: add mcontext and hcontext CSRs
YenHaoChen
1
-0
/
+3
2022-12-10
triggers: add scontext CSR
YenHaoChen
1
-0
/
+2
2022-12-09
refactor: add tdata3_csr_t; preparation for CSR textra
YenHaoChen
1
-1
/
+1
2022-12-05
Merge pull request #1155 from YenHaoChen/pr-h-not-const
Scott Johnson
1
-6
/
+2
2022-12-05
add macro N_HPMCOUNTERS (29)
YenHaoChen
1
-1
/
+1
2022-12-05
refactor: add custom CSR class, mevent_csr_t
YenHaoChen
1
-5
/
+1
2022-12-01
triggers: add debug log of trigger action
YenHaoChen
1
-0
/
+7
2022-12-01
triggers: refactor: add take_trigger_action() to processor.h/processor.cc
YenHaoChen
1
-0
/
+16
2022-11-29
triggers: rename store
Tim Newsome
1
-1
/
+1
2022-11-29
Triggers: rename load
Tim Newsome
1
-1
/
+1
2022-11-23
Triggers rename execute
Tim Newsome
1
-1
/
+1
2022-11-22
Add tinfo register.
Tim Newsome
1
-0
/
+1
2022-11-17
add support for zcmt
Weiwei Li
1
-1
/
+6
2022-11-17
add support for zca zcd and zcf
Weiwei Li
1
-1
/
+1
2022-10-26
Merge pull request #1133 from YenHaoChen/pr-sscofpmf-mevent
Andrew Waterman
1
-2
/
+4
2022-10-26
fix mevent_mask for Sscofpmf extension
YenHaoChen
1
-2
/
+4
2022-10-25
Remove set_target_endianness | add --big-endian flag
Jerry Zhao
1
-1
/
+2
2022-10-17
fix clang build
Andrew Waterman
1
-1
/
+1
[next]