index
:
riscv-isa-sim.git
confprec
cs250
cycleh
debug_rom
debug_rom_fence
device_flags
dtm_reset_error
dts_parsing
dynamic
eos18-bringup
factor-out-macros
fix-bf16
force-rtti
fp-encoding
heterogeneous_mc
hwachav4
increase-stack-size
itrigger-etrigger-cleanup
load_reservation_set_size
log-commits-faster
master
mmio-hack
mvp
no_progbuf
no_progbuf2
nolibfdt
p-ext-0.5.2
plctlab-plct-zce-fix2
plic-clint-endian
plic_uart_v1
priv-1.10
private-l1-caches
pte-info-and-delegation
remove-tests
rivosinc-etrigger_fix_exception_match
rva-profile-support
simplify-misaligned
sodor
sparse-mem
speedup-hacks
static-link
test
tmp
trigger_priority
tweak_debug_rom
whole-archive
sifive/rvv0.9-phase2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
riscv
/
processor.cc
Age
Commit message (
Expand
)
Author
Files
Lines
2024-06-11
Improve hit rate of opcode cache to compensate for not mutating insn list
Andrew Waterman
1
-8
/
+13
2024-06-11
Keep potentially overlapping instructions in order at head of list
Andrew Waterman
1
-20
/
+32
2024-06-11
Preserve the ordering of the instruction list
Andrew Waterman
1
-22
/
+2
2024-06-11
triggers: implement tcontrol
YenHaoChen
1
-0
/
+4
2024-05-31
Avoid checking ELP before every instruction fetch
Andrew Waterman
1
-10
/
+6
2024-05-31
No need to check if Zicfilp is enabled before checking ELP
Andrew Waterman
1
-3
/
+1
2024-04-18
Add Zicfiss extension from CFI extension, v0.4.0
SuHsien Ho
1
-3
/
+11
2024-03-25
Narrow scontext.data length to 32
YenHaoChen
1
-1
/
+1
2024-03-21
Merge pull request #1582 from mylai-mtk/zicfilp-upstream
Andrew Waterman
1
-5
/
+34
2024-03-07
workaround to support custom extensions that use standard prefixes
Alexander Romanov
1
-24
/
+40
2024-03-06
Zicfilp: Support delegating software check exception handling
Ming-Yi Lai
1
-1
/
+2
2024-03-06
Zicfilp: Preserve expected landing pad state on traps
Ming-Yi Lai
1
-1
/
+9
2024-03-06
Zicfilp: Check that the next insn is a lpad if ELP is LP_EXPECTED
Ming-Yi Lai
1
-0
/
+15
2024-03-06
Zicfilp: Set ELP state when executing indirect jumps
Ming-Yi Lai
1
-0
/
+2
2024-03-06
Zicfilp: Add CSR fields
Ming-Yi Lai
1
-3
/
+6
2024-02-06
Fix hvip.VSEIP and hvip.VSTIP, so they don't observe platform-specific interr...
YenHaoChen
1
-10
/
+1
2024-01-11
Fix vectored VS-level interrupts
Scott Johnson
1
-1
/
+1
2024-01-11
Introduce adjusted_cause which I will reuse next
Scott Johnson
1
-1
/
+2
2024-01-11
Introduce interrupt_bit which I will reuse next
Scott Johnson
1
-1
/
+2
2023-12-30
Add srmcfg CSR
Ved Shanbhogue
1
-1
/
+7
2023-12-22
typo: correct sstateen CSR address
YenHaoChen
1
-1
/
+1
2023-12-08
Remove cfg_arg_t from cfg_t
Jerry Zhao
1
-1
/
+1
2023-12-07
refactor: single statement of declaration and initialization on miselect, sis...
YenHaoChen
1
-6
/
+3
2023-12-06
miselect: support miselect when enabling smcsrind
YenHaoChen
1
-0
/
+3
2023-11-04
expose pmp granularity as a cli option.
Karthik B K
1
-1
/
+1
2023-08-14
rename *envcfg.HADE to *envcfg.ADUE
Ved Shanbhogue
1
-2
/
+2
2023-07-26
Add Smcntrpmf functionality
Atul Khare
1
-2
/
+21
2023-07-26
Add prv_changed / v_changed fields to state
Atul Khare
1
-0
/
+4
2023-07-25
Merge pull request #1383 from rivosinc/sscrind_feature
Andrew Waterman
1
-0
/
+40
2023-07-25
legalize menvcfg.CBIE
YenHaoChen
1
-1
/
+1
2023-07-19
Add Smcsrind/Sscsrind support
Atul Khare
1
-0
/
+40
2023-07-11
Remove dependency of isa_parser_t on extension_t
Jerry Zhao
1
-1
/
+1
2023-06-19
Implement Zacas extension.
Gianluca Guida
1
-0
/
+5
2023-05-26
Fix check for extension
Gianluca Guida
1
-1
/
+1
2023-05-26
Use HAVE_INT128 instead of __SIZEOF_INT128__
Gianluca Guida
1
-1
/
+1
2023-05-25
Refactor set_privilege to subsume set_virt
Andrew Waterman
1
-28
/
+7
2023-05-25
Move setting of V=0 for M-mode trap
Scott Johnson
1
-1
/
+1
2023-05-25
Move setting of V=0 for HS-mode trap
Scott Johnson
1
-1
/
+1
2023-05-25
Explicitly use the nonvirtual S-mode CSRs when going to HS-mode
Scott Johnson
1
-12
/
+12
2023-05-25
Force V=1 when going to VS-mode trap handler
Scott Johnson
1
-0
/
+1
2023-05-25
Prevent possibility of V=1 and PRV=M when entering debug mode
Andrew Waterman
1
-0
/
+1
2023-05-25
Implement dcsr.v and make DRET use it
Andrew Waterman
1
-1
/
+1
2023-05-24
Add prev_prv to processor state
Atul Khare
1
-1
/
+2
2023-05-24
Add pre_v to processor state
Atul Khare
1
-12
/
+11
2023-05-11
Use passed in virtual bit for creating traps in take_trigger_action() rahter ...
rbuchner
1
-1
/
+1
2023-05-11
Plumb in effective virtual bit to take_trigger_action()
rbuchner
1
-1
/
+1
2023-04-11
explicitly show D(-mode) instead of M(-mode) when in debug mode
YenHaoChen
1
-0
/
+2
2023-04-04
Decrement icount trigger count on external interrupt
Scott Johnson
1
-0
/
+1
2023-03-29
Support zihpm && !zicntr
Jerry Zhao
1
-2
/
+2
2023-03-29
Set counteren_mask properly when !(zihpm && zicntr)
Jerry Zhao
1
-1
/
+1
[next]