| Age | Commit message (Expand) | Author | Files | Lines |
|---|---|---|---|---|
| 2020-01-22 | commitlog: rvv: add commitlog support to misc instrutions | Chih-Min Chao | 1 | -1/+1 |
| 2020-01-13 | rvv: add vmv[1248]r.v | Chih-Min Chao | 1 | -2/+0 |
| 2019-12-20 | rvv: add load/store whole register instructions | Chih-Min Chao | 1 | -0/+11 |
 |
index : riscv-isa-sim.git | |
| Unnamed repository; edit this file 'description' to name the repository. | root |
| aboutsummaryrefslogtreecommitdiff |