index
:
riscv-isa-sim.git
confprec
cs250
cycleh
debug_rom
debug_rom_fence
device_flags
dtm_reset_error
dts_parsing
dynamic
eos18-bringup
factor-out-macros
fix-bf16
force-rtti
fp-encoding
heterogeneous_mc
hwachav4
increase-stack-size
itrigger-etrigger-cleanup
load_reservation_set_size
log-commits-faster
master
mmio-hack
mvp
no_progbuf
no_progbuf2
nolibfdt
p-ext-0.5.2
plctlab-plct-zce-fix2
plic-clint-endian
plic_uart_v1
priv-1.10
private-l1-caches
pte-info-and-delegation
remove-tests
rivosinc-etrigger_fix_exception_match
rva-profile-support
simplify-misaligned
sodor
sparse-mem
speedup-hacks
static-link
test
tmp
trigger_priority
tweak_debug_rom
whole-archive
sifive/rvv0.9-phase2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
Age
Commit message (
Expand
)
Author
Files
Lines
2023-01-03
Delete --enable-misaligned configure option
Andrew Waterman
3
-24
/
+0
2023-01-03
Respect --[no-]misaligned command-line flag
Andrew Waterman
2
-19
/
+13
2023-01-03
Add --[no-]misaligned command-line options
Andrew Waterman
4
-0
/
+8
2023-01-03
Pass cfg object to processor_t constructor
Andrew Waterman
4
-10
/
+21
2023-01-03
Merge pull request #1203 from riscv-software-src/misa-c-read-only
Andrew Waterman
2
-7
/
+3
2023-01-03
Merge pull request #1200 from riscv-software-src/mmio_pte
Andrew Waterman
2
-18
/
+54
2023-01-03
Make misa.C read-only
Andrew Waterman
1
-6
/
+1
2023-01-03
Merge pull request #1205 from riscv-software-src/reservable
Andrew Waterman
5
-44
/
+50
2023-01-03
Support pte load/store from mmio regions
Jerry Zhao
1
-2
/
+2
2023-01-03
Pull pte load/store into methods of mmu_t
Jerry Zhao
2
-18
/
+54
2023-01-03
Add method to probe which memory regions are reservable
Jerry Zhao
3
-7
/
+13
2023-01-03
Remove extraneous semicolon from simif.h
Jerry Zhao
1
-1
/
+1
2023-01-03
Specify addresses are physical for simif_t member functions
Jerry Zhao
5
-37
/
+37
2023-01-02
Merge pull request #1177 from YenHaoChen/pr-mcontrol6
Scott Johnson
3
-59
/
+106
2022-12-29
Make obvious that PC alignment mask is a function of IALIGN
Andrew Waterman
1
-1
/
+2
2022-12-29
Merge pull request #1197 from riscv-software-src/wfi
Andrew Waterman
3
-0
/
+10
2022-12-27
Prevent processor_t from retiring instructions after a WFI
Jerry Zhao
3
-0
/
+10
2022-12-27
Merge pull request #1196 from riscv-software-src/readme_address
Andrew Waterman
1
-3
/
+3
2022-12-27
Change address used in gdb debug example.
Tim Newsome
1
-3
/
+3
2022-12-24
Merge pull request #1195 from riscv-software-src/mmio_type
Andrew Waterman
3
-1
/
+11
2022-12-23
Merge pull request #1194 from riscv-software-src/clean-up-makefiles
Andrew Waterman
6
-57
/
+1
2022-12-23
Add mmio_fetch to simif_t to distinguish between fetch/load for mmio accesses
Jerry Zhao
3
-1
/
+11
2022-12-22
Remove dead code in Makefile.in
Andrew Waterman
1
-3
/
+0
2022-12-22
Remove non-installed header lists from Makefile fragments
Andrew Waterman
6
-54
/
+1
2022-12-21
Merge pull request #1192 from riscv-software-src/improve-histogram
Andrew Waterman
2
-3
/
+7
2022-12-21
Merge pull request #1191 from riscv-software-src/always_histogram
Andrew Waterman
5
-37
/
+7
2022-12-21
Merge pull request #1147 from riscv-software-src/extension-namespace
Andrew Waterman
1
-1
/
+1
2022-12-21
Merge pull request #1193 from riscv-software-src/fix-build-nondeterminism
Andrew Waterman
1
-0
/
+1
2022-12-21
Fix build nondeterminism by deleting archives before recreating
Andrew Waterman
1
-0
/
+1
2022-12-21
Speed up histogramming by changing data structure
Andrew Waterman
1
-1
/
+1
2022-12-21
Sort histogram printout count, rather than address
Andrew Waterman
1
-2
/
+6
2022-12-21
Remove --enable-histogram option
Andrew Waterman
4
-29
/
+0
2022-12-21
Only clear logging structures if logging is enabled
Andrew Waterman
1
-2
/
+5
2022-12-21
Always use slow path for histogramming
Andrew Waterman
1
-2
/
+2
2022-12-21
Support histogram regardless of configure flag
Andrew Waterman
2
-4
/
+0
2022-12-20
Merge pull request #1190 from riscv-software-src/reduce-compile-time
Andrew Waterman
6
-44
/
+72
2022-12-20
Reduce compile time increase introduced by #1189
Andrew Waterman
6
-44
/
+72
2022-12-21
triggers: add mcontrol6 trigger
YenHaoChen
3
-1
/
+53
2022-12-21
triggers: refactor: add mcontrol_common_t::legalize_match() function
YenHaoChen
2
-14
/
+17
2022-12-21
triggers: refactor: remove redundant namespace qualifiers
YenHaoChen
1
-7
/
+7
2022-12-21
triggers: refactor: extract mcontrol_common_t from mcontrol_t
YenHaoChen
2
-6
/
+10
2022-12-21
triggers: refactor: update trigger_t::mode_match()
YenHaoChen
1
-5
/
+5
2022-12-21
triggers: refactor: add trigger_t::mode_match() function
YenHaoChen
2
-14
/
+14
2022-12-20
Support more than 65 Z* extensions
Andrew Waterman
1
-1
/
+1
2022-12-21
triggers: refactor: move m/s/u/vs/vu to trigger_t
YenHaoChen
1
-15
/
+6
2022-12-21
triggers: refactor: add mcontrol.vs and mcontrol.vu
YenHaoChen
2
-3
/
+4
2022-12-21
triggers: refactor: cleaner vs and vu checking
YenHaoChen
1
-8
/
+4
2022-12-20
Merge pull request #1189 from riscv-software-src/always_commitlog
Andrew Waterman
17
-129
/
+112
2022-12-20
Always build with commit logging support
Jerry Zhao
6
-37
/
+3
2022-12-20
Add logged instruction variants to insn_desc_t
Jerry Zhao
4
-20
/
+49
[next]