diff options
| author | Andrew Waterman <andrew@sifive.com> | 2020-04-29 17:39:20 -0700 |
|---|---|---|
| committer | GitHub <noreply@github.com> | 2020-04-29 17:39:20 -0700 |
| commit | a3835d41cc71bb1ee352276243184f9f503fb3d4 (patch) | |
| tree | a25661e5a4fcb1305809367467fa276d88303815 /spike_main | |
| parent | 7851d2c525cbf93ca03cd8a16c95f24ef2268d76 (diff) | |
| parent | 7ce1d973c9214729dbc3dd6ec76e272081f0b98f (diff) | |
| download | riscv-isa-sim-a3835d41cc71bb1ee352276243184f9f503fb3d4.zip riscv-isa-sim-a3835d41cc71bb1ee352276243184f9f503fb3d4.tar.gz riscv-isa-sim-a3835d41cc71bb1ee352276243184f9f503fb3d4.tar.bz2 | |
Merge pull request #457 from chihminchao/partial-log
rvv: commitlog: report status when memory trap occurs in vector load/…
Diffstat (limited to 'spike_main')
0 files changed, 0 insertions, 0 deletions