aboutsummaryrefslogtreecommitdiff
path: root/riscv/triggers.cc
diff options
context:
space:
mode:
authorYenHaoChen <howard25336284@gmail.com>2022-12-18 19:50:58 +0800
committerYenHaoChen <howard25336284@gmail.com>2022-12-21 13:29:19 +0800
commitc0fddfd661244fb0a41baf5aaffa19ae4c4d0ef3 (patch)
tree847a01fe40e78cc31cc58999ce6acfe0ebffb5e6 /riscv/triggers.cc
parent72daa815a21bf8557cebc6f3f98c17381c43833b (diff)
downloadriscv-isa-sim-c0fddfd661244fb0a41baf5aaffa19ae4c4d0ef3.zip
riscv-isa-sim-c0fddfd661244fb0a41baf5aaffa19ae4c4d0ef3.tar.gz
riscv-isa-sim-c0fddfd661244fb0a41baf5aaffa19ae4c4d0ef3.tar.bz2
triggers: refactor: extract mcontrol_common_t from mcontrol_t
Diffstat (limited to 'riscv/triggers.cc')
-rw-r--r--riscv/triggers.cc4
1 files changed, 2 insertions, 2 deletions
diff --git a/riscv/triggers.cc b/riscv/triggers.cc
index e71670e..5a65024 100644
--- a/riscv/triggers.cc
+++ b/riscv/triggers.cc
@@ -172,7 +172,7 @@ void mcontrol_t::tdata1_write(processor_t * const proc, const reg_t val, const b
timing = 0;
}
-bool mcontrol_t::simple_match(unsigned xlen, reg_t value) const {
+bool mcontrol_common_t::simple_match(unsigned xlen, reg_t value) const {
switch (match) {
case triggers::mcontrol_t::MATCH_EQUAL:
return value == tdata2;
@@ -199,7 +199,7 @@ bool mcontrol_t::simple_match(unsigned xlen, reg_t value) const {
assert(0);
}
-std::optional<match_result_t> mcontrol_t::detect_memory_access_match(processor_t * const proc, operation_t operation, reg_t address, std::optional<reg_t> data) noexcept {
+std::optional<match_result_t> mcontrol_common_t::detect_memory_access_match(processor_t * const proc, operation_t operation, reg_t address, std::optional<reg_t> data) noexcept {
if ((operation == triggers::OPERATION_EXECUTE && !execute) ||
(operation == triggers::OPERATION_STORE && !store) ||
(operation == triggers::OPERATION_LOAD && !load) ||