diff options
author | Andrew Waterman <andrew@sifive.com> | 2022-09-22 17:34:33 -0700 |
---|---|---|
committer | Andrew Waterman <andrew@sifive.com> | 2022-10-04 15:40:01 -0700 |
commit | ce69fb5db97ecf240336b7826dd9dddeb32e5dca (patch) | |
tree | f78647d0eafa9abc414f5ded2a3663c7506cfd9c /riscv/processor.h | |
parent | a51e44ed228e48fc1dbf24ec7dc23cbd61a7874a (diff) | |
download | riscv-isa-sim-ce69fb5db97ecf240336b7826dd9dddeb32e5dca.zip riscv-isa-sim-ce69fb5db97ecf240336b7826dd9dddeb32e5dca.tar.gz riscv-isa-sim-ce69fb5db97ecf240336b7826dd9dddeb32e5dca.tar.bz2 |
Suppress most unused variable warnings
Diffstat (limited to 'riscv/processor.h')
-rw-r--r-- | riscv/processor.h | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/riscv/processor.h b/riscv/processor.h index 441e522..fc80914 100644 --- a/riscv/processor.h +++ b/riscv/processor.h @@ -401,7 +401,7 @@ public: // vector element for varies SEW template<class T> - T& elt(reg_t vReg, reg_t n, bool is_write = false) { + T& elt(reg_t vReg, reg_t n, bool UNUSED is_write = false) { assert(vsew != 0); assert((VLEN >> 3)/sizeof(T) > 0); reg_t elts_per_reg = (VLEN >> 3) / (sizeof(T)); |