diff options
author | Chih-Min Chao <48193236+chihminchao@users.noreply.github.com> | 2020-12-03 09:57:31 +0800 |
---|---|---|
committer | GitHub <noreply@github.com> | 2020-12-02 17:57:31 -0800 |
commit | 21458a27101aeda7abd498f4c48a2192b0fef62f (patch) | |
tree | 0490bf7b6e44a9e6ee0bb2e0326cf371c316e942 /disasm | |
parent | 654480447f86dfcce9eb6113c635ba4fbd84bb25 (diff) | |
download | riscv-isa-sim-21458a27101aeda7abd498f4c48a2192b0fef62f.zip riscv-isa-sim-21458a27101aeda7abd498f4c48a2192b0fef62f.tar.gz riscv-isa-sim-21458a27101aeda7abd498f4c48a2192b0fef62f.tar.bz2 |
rvv: index load/store have benn separated into ordered and unordered parts (#611)
ref:
https://github.com/riscv/riscv-v-spec/commit/511d0b84a3848de437fd01990d078feaa2871b11
Signed-off-by: Chih-Min Chao <chihmin.chao@sifive.com>
Diffstat (limited to 'disasm')
-rw-r--r-- | disasm/disasm.cc | 12 |
1 files changed, 8 insertions, 4 deletions
diff --git a/disasm/disasm.cc b/disasm/disasm.cc index 30ce651..9fc3e20 100644 --- a/disasm/disasm.cc +++ b/disasm/disasm.cc @@ -767,12 +767,13 @@ disassembler_t::disassembler_t(int xlen) std::vector<const arg_t *> v_st_index = {&vs3, &v_address, &vs2, &opt, &vm}; DISASM_VMEM_INSN(vle, v_ld_unit, ); + DISASM_VMEM_INSN(vluxei, v_ld_index, ); DISASM_VMEM_INSN(vlse, v_ld_stride, ); - DISASM_VMEM_INSN(vlxei, v_ld_index, ); + DISASM_VMEM_INSN(vloxei, v_ld_index, ); DISASM_VMEM_INSN(vle, v_ld_unit, ff); DISASM_VMEM_INSN(vse, v_st_unit, ); + DISASM_VMEM_INSN(vsoxei, v_st_index, ); DISASM_VMEM_INSN(vsse, v_st_stride, ); - DISASM_VMEM_INSN(vsxei, v_st_index, ); DISASM_VMEM_INSN(vsuxei, v_st_index, ); #undef DISASM_VMEM_INSN @@ -783,11 +784,14 @@ disassembler_t::disassembler_t(int xlen) {match_vle8_v, mask_vle8_v, "vlseg%de%d.v", v_ld_unit}, {match_vse8_v, mask_vse8_v, "vsseg%de%d.v", v_st_unit}, + {match_vluxei8_v, mask_vluxei8_v, "vluxseg%dei%d.v", v_ld_index}, + {match_vsuxei8_v, mask_vsuxei8_v, "vsuxseg%dei%d.v", v_st_index}, + {match_vlse8_v, mask_vlse8_v, "vlsseg%de%d.v", v_ld_stride}, {match_vsse8_v, mask_vsse8_v, "vssseg%de%d.v", v_st_stride}, - {match_vlxei8_v, mask_vlxei8_v, "vlxseg%dei%d.v", v_ld_index}, - {match_vsxei8_v, mask_vsxei8_v, "vsxseg%dei%d.v", v_st_index}, + {match_vloxei8_v, mask_vloxei8_v, "vloxseg%dei%d.v", v_ld_index}, + {match_vsoxei8_v, mask_vsoxei8_v, "vsoxseg%dei%d.v", v_st_index}, {match_vle8ff_v, mask_vle8ff_v, "vlseg%de%dff.v", v_ld_unit} }; |