aboutsummaryrefslogtreecommitdiff
path: root/configure
diff options
context:
space:
mode:
authorAndrew Waterman <andrew@sifive.com>2021-09-27 16:40:03 -0700
committerAndrew Waterman <andrew@sifive.com>2021-09-30 00:37:46 -0700
commit1355e73ce2f9be1663be80be2b9107ac7a4d7f55 (patch)
tree795669dd054dc934af9234f106584b7f881dcd3c /configure
parent583bd1e8b7cc720749f05dcefb937837062d46bb (diff)
downloadriscv-isa-sim-1355e73ce2f9be1663be80be2b9107ac7a4d7f55.zip
riscv-isa-sim-1355e73ce2f9be1663be80be2b9107ac7a4d7f55.tar.gz
riscv-isa-sim-1355e73ce2f9be1663be80be2b9107ac7a4d7f55.tar.bz2
Remove vestiges of legacy RVV SLEN parameter
Diffstat (limited to 'configure')
-rwxr-xr-xconfigure4
1 files changed, 2 insertions, 2 deletions
diff --git a/configure b/configure
index 5445b30..0af582f 100755
--- a/configure
+++ b/configure
@@ -1393,7 +1393,7 @@ Optional Packages:
--with-boost-regex=boost_regex-gcc-mt-d-1_33_1
--with-isa=RV64IMAFDC Sets the default RISC-V ISA
--with-priv=MSU Sets the default RISC-V privilege modes supported
- --with-varch=vlen:128,elen:64,slen:128
+ --with-varch=vlen:128,elen:64
Sets the default vector config
--with-target=riscv64-unknown-elf
Sets the default target config
@@ -5920,7 +5920,7 @@ _ACEOF
else
cat >>confdefs.h <<_ACEOF
-#define DEFAULT_VARCH "vlen:128,elen:64,slen:128"
+#define DEFAULT_VARCH "vlen:128,elen:64"
_ACEOF
fi