diff options
author | Andrew Waterman <andrew@sifive.com> | 2020-02-10 20:45:20 -0600 |
---|---|---|
committer | GitHub <noreply@github.com> | 2020-02-10 20:45:20 -0600 |
commit | ab141b814daf778597b106c155fd8c011be90f10 (patch) | |
tree | 8c797e00e0a855ad2c46b501fcfe88f49a6923a1 | |
parent | 60698a4a66edd7011d054be27fa30efd7aabee3e (diff) | |
parent | 6b90a455dc185d25a7cdd69b89d7b43cfbd43751 (diff) | |
download | riscv-isa-sim-ab141b814daf778597b106c155fd8c011be90f10.zip riscv-isa-sim-ab141b814daf778597b106c155fd8c011be90f10.tar.gz riscv-isa-sim-ab141b814daf778597b106c155fd8c011be90f10.tar.bz2 |
Merge pull request #392 from riscv/fesvr-no-dm-when-dmactive-0
FESVR: Can't read a DM register when DMACTIVE=0
-rw-r--r-- | fesvr/dtm.cc | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/fesvr/dtm.cc b/fesvr/dtm.cc index 5409321..46032c3 100644 --- a/fesvr/dtm.cc +++ b/fesvr/dtm.cc @@ -137,7 +137,7 @@ void dtm_t::resume(int hartsel) current_hart = hartsel; if (running) { - write(DMI_DMCONTROL, 0); + write(DMI_DMCONTROL, DMI_DMCONTROL_DMACTIVE); // Read dmstatus to avoid back-to-back writes to dmcontrol. read(DMI_DMSTATUS); } |