aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorChih-Min Chao <chihmin.chao@sifive.com>2020-02-19 22:51:17 -0800
committerChih-Min Chao <chihmin.chao@sifive.com>2020-02-20 01:50:32 -0800
commit2aff80167df7f45a21595555a5102fffa45751e5 (patch)
tree0d85e0f4d9fab56661fa92a53bde92fd8cd8c951
parent243703d6071e20f424e4a7b418f86c9956f2e4e8 (diff)
downloadriscv-isa-sim-2aff80167df7f45a21595555a5102fffa45751e5.zip
riscv-isa-sim-2aff80167df7f45a21595555a5102fffa45751e5.tar.gz
riscv-isa-sim-2aff80167df7f45a21595555a5102fffa45751e5.tar.bz2
rvv: also relax lmul in vfwredum
Signed-off-by: Chih-Min Chao <chihmin.chao@sifive.com>
-rw-r--r--riscv/insns/vfwredosum_vs.h1
-rw-r--r--riscv/insns/vfwredsum_vs.h1
2 files changed, 0 insertions, 2 deletions
diff --git a/riscv/insns/vfwredosum_vs.h b/riscv/insns/vfwredosum_vs.h
index d6da222..49c9ebf 100644
--- a/riscv/insns/vfwredosum_vs.h
+++ b/riscv/insns/vfwredosum_vs.h
@@ -2,7 +2,6 @@
require_vector;
require(P.VU.vsew * 2 <= P.VU.ELEN);
require((insn.rs2() & (P.VU.vlmul - 1)) == 0);
-require(P.VU.vlmul <= 4);
VI_VFP_VV_LOOP_WIDE_REDUCTION
({
vd_0 = f64_add(vd_0, vs2);
diff --git a/riscv/insns/vfwredsum_vs.h b/riscv/insns/vfwredsum_vs.h
index 13bd1ab..3426ef8 100644
--- a/riscv/insns/vfwredsum_vs.h
+++ b/riscv/insns/vfwredsum_vs.h
@@ -2,7 +2,6 @@
require_vector;
require(P.VU.vsew * 2 <= P.VU.ELEN);
require((insn.rs2() & (P.VU.vlmul - 1)) == 0);
-require(P.VU.vlmul <= 4);
VI_VFP_VV_LOOP_WIDE_REDUCTION
({
vd_0 = f64_add(vd_0, vs2);