diff options
| author | Ben Zong-You Xie <ben717@andestech.com> | 2025-12-29 15:19:11 +0800 |
|---|---|---|
| committer | Anup Patel <anup@brainfault.org> | 2026-02-11 12:04:01 +0530 |
| commit | 85bff9cc163e05130899264eb6e963fc582de117 (patch) | |
| tree | aeaf6765355c189f47775570e2259bd2fbe0a06c /include/sbi_utils/cache | |
| parent | 9ffacc8ae1ca07ed36d57f887d62a65ae7a44223 (diff) | |
| download | opensbi-85bff9cc163e05130899264eb6e963fc582de117.tar.gz opensbi-85bff9cc163e05130899264eb6e963fc582de117.tar.bz2 opensbi-85bff9cc163e05130899264eb6e963fc582de117.zip | |
platform: generic/andes: add CSR save and restore functions for AE350 platform
Implement a save and restore mechanism for Andes-specific CSRs to support
hardware power-saving modes, such as CPU hotplug or suspend to RAM.
Signed-off-by: Ben Zong-You Xie <ben717@andestech.com>
Signed-off-by: Leo Yu-Chi Liang <ycliang@andestech.com>
Link: https://lore.kernel.org/r/20251229071914.1451587-3-ben717@andestech.com
Signed-off-by: Anup Patel <anup@brainfault.org>
Diffstat (limited to 'include/sbi_utils/cache')
0 files changed, 0 insertions, 0 deletions