| Age | Commit message (Expand) | Author | Files | Lines |
|---|---|---|---|---|
| 2011-12-10 | fix utidx assign bug, make ut code execute faster | Yunsup Lee | 1 | -1/+1 |
| 2011-10-18 | fix vf | Yunsup Lee | 1 | -0/+1 |
| 2011-06-19 | temporary undoing of renaming | Andrew Waterman | 1 | -0/+8 |
| 2011-06-12 | [sim] renamed to riscv-isa-run | Andrew Waterman | 1 | -8/+0 |
| 2011-05-29 | [sim,opcodes] improved sim build and run performance | Andrew Waterman | 1 | -1/+1 |
| 2011-04-09 | [sim] add vector traps to vector instructions | Yunsup Lee | 1 | -0/+1 |
| 2011-04-09 | [sim] add vt stuff | Yunsup Lee | 1 | -0/+7 |
| 2011-04-04 | [opcodes,pk,sim,xcc] add leftover vector instructions (vf, etc.) | Yunsup Lee | 1 | -0/+0 |
 |
index : riscv-gnu-toolchain/spike.git | |
| Unnamed repository; edit this file 'description' to name the repository. | root |
| aboutsummaryrefslogtreecommitdiff |