index
:
riscv-gnu-toolchain/spike.git
confprec
cs250
cycleh
debug_rom
debug_rom_fence
device_flags
dtm_reset_error
dts_parsing
dynamic
eos18-bringup
factor-out-macros
fix-bf16
force-rtti
fp-encoding
heterogeneous_mc
hwachav4
increase-stack-size
itrigger-etrigger-cleanup
load_reservation_set_size
log-commits-faster
master
mmio-hack
mvp
no_progbuf
no_progbuf2
nolibfdt
p-ext-0.5.2
plctlab-plct-zce-fix2
plic-clint-endian
plic_uart_v1
priv-1.10
private-l1-caches
pte-info-and-delegation
remove-tests
rivosinc-etrigger_fix_exception_match
rva-profile-support
simplify-misaligned
sodor
sparse-mem
speedup-hacks
static-link
test
tmp
trigger_priority
tweak_debug_rom
whole-archive
sifive/rvv0.9-phase2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
Age
Commit message (
Expand
)
Author
Files
Lines
2024-07-06
refactor: Add const qualifier to mmu_t::in_mprv()
YenHaoChen
1
-1
/
+1
2024-07-06
pointer masking: Let cache-block management instructions take into account po...
YenHaoChen
1
-4
/
+7
2024-07-06
pointer masking: Let cache-block zero instruction (cbo.zero) take into accoun...
YenHaoChen
1
-2
/
+5
2024-07-06
refactor: Rename parameter addr to original_addr in store_slow_path()
YenHaoChen
2
-3
/
+3
2024-07-06
pointer masking: performance: Move pointer masking out of store fast path
YenHaoChen
2
-16
/
+15
2024-07-06
pointer masking: Let store take into account pointer masking
YenHaoChen
1
-4
/
+7
2024-07-06
refactor: Rename parameter addr to original_addr in load_slow_path()
YenHaoChen
2
-3
/
+3
2024-07-06
pointer masking: performance: Move pointer masking out of load fast path
YenHaoChen
2
-20
/
+19
2024-07-06
pointer masking: Let load take into account pointer masking
YenHaoChen
2
-7
/
+32
2024-07-06
refactor: Move implementation of generate_access_info() to riscv/mmu.cc
YenHaoChen
2
-18
/
+20
2024-07-06
refactor: Implement sext(x, pos) macro
YenHaoChen
1
-1
/
+2
2024-07-06
pointer masking: Let mseccfg.PMM be WARL if with Smmpm
YenHaoChen
1
-0
/
+7
2024-07-06
pointer masking: Support _smmpm to --isa
YenHaoChen
2
-0
/
+3
2024-07-04
Merge pull request #1717 from riscv-software-src/fix-ss-load
Andrew Waterman
1
-1
/
+1
2024-07-02
Merge pull request #1719 from YenHaoChen/pr-encoding
Andrew Waterman
2
-155
/
+114
2024-07-01
Loads to shadow-stack pages are allowed
Andrew Waterman
1
-1
/
+1
2024-07-02
Update encoding.h for pointer masking
YenHaoChen
2
-155
/
+114
2024-06-28
Merge pull request #1714 from abejgonzalez/fix-interactive-insn
Jerry Zhao
1
-29
/
+30
2024-06-28
Merge pull request #1715 from abejgonzalez/fix-interactive-vregs
Jerry Zhao
1
-29
/
+34
2024-06-28
Don't print vregs if no V exts
abejgonzalez
1
-29
/
+34
2024-06-28
Fix insn interactive command (catch/print trap, use proper access func)
abejgonzalez
1
-29
/
+30
2024-06-26
Merge pull request #1709 from abejgonzalez/add-insn-debug-mode-cmds
Andrew Waterman
2
-19
/
+57
2024-06-26
Add insn cmds to interactive debug mode
abejgonzalez
2
-19
/
+57
2024-06-26
Merge pull request #1711 from riscv-software-src/zfa-disasm
Andrew Waterman
1
-1
/
+105
2024-06-26
Expand default disassembly ISA
Andrew Waterman
1
-1
/
+2
2024-06-26
Add disassembly for Zfa extension
Andrew Waterman
1
-0
/
+103
2024-06-26
Merge pull request #1710 from riscv-software-src/fix_debug_ci
Jerry Zhao
1
-1
/
+1
2024-06-26
Fix riscv-tests commit for CI
Jerry Zhao
1
-1
/
+1
2024-06-22
Merge pull request #1705 from rpsene/master
Jerry Zhao
1
-0
/
+1
2024-06-22
Fix: Add missing <stdexcept> header for std::logic_error
Rafael Sene
1
-0
/
+1
2024-06-21
Merge pull request #1701 from riscv-software-src/zvl_zve
Jerry Zhao
15
-119
/
+93
2024-06-21
Merge pull request #1704 from riscv-software-src/thread-local-again
Andrew Waterman
1
-2
/
+1
2024-06-21
Fix C/C++ thread-local linkage differently
Andrew Waterman
1
-2
/
+1
2024-06-21
Vector-fp instructions depend on zve, not F/D
Jerry Zhao
2
-10
/
+12
2024-06-21
Restrict spike to vlen <= 4096
Jerry Zhao
1
-0
/
+4
2024-06-21
Remove all --varch parsing
Jerry Zhao
9
-93
/
+1
2024-06-21
Switch to Zvl/Zve parsing from isa_parser, instead of varch
Jerry Zhao
1
-1
/
+4
2024-06-21
Disallow any vector, not just V, when no __int128 type is present
Jerry Zhao
1
-1
/
+1
2024-06-21
Relax require_vector check for misa.V
Jerry Zhao
1
-2
/
+0
2024-06-21
Relax mstatus.vs dependency on full V
Jerry Zhao
2
-1
/
+5
2024-06-21
Relax vector_csr dependency on 'V'
Jerry Zhao
1
-4
/
+0
2024-06-21
Relax zvfh/zvfhmin dependency on V, they only actually depend on Zve
Jerry Zhao
1
-3
/
+0
2024-06-21
Allow disassembly from implementations that are not full V
Jerry Zhao
1
-1
/
+1
2024-06-21
Relax has_fs dependency on misa.v
Jerry Zhao
1
-2
/
+1
2024-06-21
Add accessors to isa_parser's VLEN/ELEN
Jerry Zhao
1
-0
/
+3
2024-06-21
Add Zvl/Zve validation to isa_parser
Jerry Zhao
1
-0
/
+21
2024-06-21
Add isa_parser parsing for zvl/zve
Jerry Zhao
2
-1
/
+40
2024-06-20
Merge pull request #1702 from riscv-software-src/fix-1696
Andrew Waterman
1
-20
/
+20
2024-06-20
In isa_parser, move extensionology code before error-checking code
Andrew Waterman
1
-20
/
+20
2024-06-20
Merge pull request #1695 from riscv-software-src/bf16-ops
Andrew Waterman
10
-4
/
+443
[prev]
[next]