aboutsummaryrefslogtreecommitdiff
AgeCommit message (Expand)AuthorFilesLines
2017-06-08Reset to "success" instead of "error."dtm_reset_errorTim Newsome1-1/+1
2017-06-07Forbid S-mode execution from user memoryAndrew Waterman1-2/+2
2017-06-05Merge pull request #108 from riscv/dtc-errorPalmer Dabbelt2-1/+6
2017-06-05Configure should fail if device-tree-compiler is not installedAndrew Waterman2-1/+6
2017-05-25minNum -> minimumNumberAndrew Waterman4-8/+16
2017-05-23Merge pull request #104 from riscv/disable-werrorPalmer Dabbelt1-2/+2
2017-05-23Disable -Werror when buildingPalmer Dabbelt1-2/+2
2017-05-17Merge remote-tracking branch 'origin/priv-1.10'Palmer Dabbelt103-3179/+3830
2017-05-16Merge remote-tracking branch 'origin/debug-0.13' into priv-1.10Palmer Dabbelt23-2700/+2807
2017-05-15Better error message when doing DMI operations and we're busyPalmer Dabbelt1-2/+10
2017-05-15debug: whitespace errorsMegan Wachs1-2/+2
2017-05-15Merge branch 'debug-0.13' into HEADMegan Wachs3-208/+6
2017-05-13Make C.LI/C.LUI trapping behavior match specAndrew Waterman2-2/+1
2017-05-05UXL=SXL=MXLAndrew Waterman2-4/+18
2017-05-05Trap superpage PTEs when PPN LSBs are setAndrew Waterman1-0/+2
2017-05-03Add missing include for devices.hKito Cheng1-0/+2
2017-05-01Fix segfault when accessing bad memory addressesAndrew Waterman3-11/+8
2017-05-01Set default entry point from ELFAndrew Waterman3-6/+10
2017-04-30Add option to set start pcAndrew Waterman3-26/+24
2017-04-30Support more flexible main memory allocationAndrew Waterman5-35/+113
2017-04-30Store both host & target address in soft TLBAndrew Waterman3-38/+47
2017-04-26Merge pull request #96 from riscv/ndmresetPalmer Dabbelt3-10/+14
2017-04-26Remove a debugging printfPalmer Dabbelt1-1/+0
2017-04-26Don't spin on the remote bitbang readsPalmer Dabbelt1-1/+1
2017-04-26Handle abstractcs.busyPalmer Dabbelt1-8/+10
2017-04-26Have ndmreset reset the processorPalmer Dabbelt1-0/+3
2017-04-25FMV.X.S/FMV.S.X -> FMV.X.W/FMV.W.XAndrew Waterman5-10/+10
2017-04-25Remove hret instructionAndrew Waterman2-4/+0
2017-04-24Merge pull request #94 from riscv/commitlogPalmer Dabbelt1-1/+1
2017-04-19Fix builds with "--enable-commitlog"Palmer Dabbelt1-1/+1
2017-04-18debug: move remote_bitbang into riscvMegan Wachs2-0/+6
2017-04-18debug: Remove duplicate remote_bitbang fileMegan Wachs2-208/+0
2017-04-18debug: Able to successfully examine a single hart.Megan Wachs1-1/+3
2017-04-18debug: Use Debug-Module specific constants instead of global defines.Megan Wachs3-45/+48
2017-04-18debug: Add fence and fence.i to ensure Debug RAM is ready.Megan Wachs2-26/+14
2017-04-18debug: Checkpoint which somewhat works with OpenOCD v13, but still has some b...Megan Wachs7-95/+108
2017-04-17debug: move the debug_rom defines to a seperate fileMegan Wachs2-5/+15
2017-04-17debug: Use more unique debug ROM namesMegan Wachs3-16/+32
2017-04-17debug: Use a more practical debug ROMMegan Wachs4-161/+83
2017-04-17debug: Move things around, but addresses now conflict with ROM.Megan Wachs5-119/+93
2017-04-17debug: consider COMMAND.transfer bit, and implment HARTINFOMegan Wachs1-9/+20
2017-04-17debug: Compiles again with new debug_defines.h file, but not tested.Megan Wachs2-12/+4
2017-04-17debug: bump the debug_defines to match specMegan Wachs1-149/+61
2017-04-17Merge remote-tracking branch 'origin/priv-1.10' into HEADMegan Wachs87-340/+1065
2017-04-10Implement new FP encodingAndrew Waterman57-70/+93
2017-04-07Implement vectored interrupt proposalAndrew Waterman1-3/+5
2017-04-05Add --enable-misaligned option for misaligned ld/st supportAndrew Waterman4-4/+50
2017-03-31update encoding.h to get PMP updatesYunsup Lee1-5/+6
2017-03-31Update LICENSE copyright dateAndrew Waterman1-2/+2
2017-03-30fdt: move interrupt controller into its own nodeWesley W. Terpstra1-4/+7
generated by cgit v1.1 at 2024-06-29 05:14:05 +0000