1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
|
// SPDX-License-Identifier: Apache-2.0
/*
* NX Accellerator unit support
*
* Copyright 2013-2019 IBM Corp.
*/
#include <skiboot.h>
#include <xscom.h>
#include <io.h>
#include <cpu.h>
#include <nx.h>
#include <chip.h>
#include <xscom-p9-regs.h>
#include <phys-map.h>
#include <vas.h>
#include <p9_stop_api.H>
static void p9_darn_init(void)
{
struct dt_node *nx;
struct proc_chip *chip;
struct cpu_thread *c;
uint64_t bar, default_bar;
if (chip_quirk(QUIRK_NO_RNG))
return;
/*
* To allow the DARN instruction to function there must be at least
* one NX available in the system. Otherwise using DARN will result
* in a checkstop. I suppose we could mask the FIR...
*/
dt_for_each_compatible(dt_root, nx, "ibm,power9-nx")
break;
assert(nx);
phys_map_get(dt_get_chip_id(nx), NX_RNG, 0, &default_bar, NULL);
for_each_chip(chip) {
/* is this NX enabled? */
xscom_read(chip->id, P9X_NX_MMIO_BAR, &bar);
if (!(bar & ~P9X_NX_MMIO_BAR_EN))
bar = default_bar;
for_each_available_core_in_chip(c, chip->id) {
uint64_t addr;
addr = XSCOM_ADDR_P9_EX(pir_to_core_id(c->pir),
P9X_EX_NCU_DARN_BAR);
xscom_write(chip->id, addr,
bar | P9X_EX_NCU_DARN_BAR_EN);
}
}
}
void nx_p9_rng_late_init(void)
{
struct cpu_thread *c;
uint64_t rc;
if (proc_gen != proc_gen_p9)
return;
if (chip_quirk(QUIRK_NO_RNG))
return;
prlog(PR_INFO, "SLW: Configuring self-restore for P9X_EX_NCU_DARN_BAR\n");
for_each_present_cpu(c) {
if(cpu_is_thread0(c)) {
struct proc_chip *chip = get_chip(c->chip_id);
uint64_t addr, bar;
phys_map_get(chip->id, NX_RNG, 0, &bar, NULL);
addr = XSCOM_ADDR_P9_EX(pir_to_core_id(c->pir),
P9X_EX_NCU_DARN_BAR);
/* Bail out if wakeup engine has already failed */
if ( wakeup_engine_state != WAKEUP_ENGINE_PRESENT) {
prlog(PR_ERR,"DARN BAR p9_stop_api fail detected\n");
break;
}
rc = p9_stop_save_scom((void *)chip->homer_base,
addr, bar | P9X_EX_NCU_DARN_BAR_EN,
P9_STOP_SCOM_REPLACE,
P9_STOP_SECTION_EQ_SCOM);
if (rc) {
prlog(PR_ERR,
"p9_stop_api for DARN_BAR failed rc= %lld",
rc);
prlog(PR_ERR, "Disabling deep stop states\n");
wakeup_engine_state = WAKEUP_ENGINE_FAILED;
break;
}
}
}
}
static void nx_init_one(struct dt_node *node)
{
nx_create_rng_node(node);
if (!vas_nx_enabled())
return;
nx_create_crypto_node(node);
nx_create_compress_node(node);
}
void nx_init(void)
{
struct dt_node *node;
dt_for_each_compatible(dt_root, node, "ibm,power-nx") {
nx_init_one(node);
}
dt_for_each_compatible(dt_root, node, "ibm,power9-nx") {
nx_init_one(node);
}
if (proc_gen == proc_gen_p9)
p9_darn_init();
}
|
