aboutsummaryrefslogtreecommitdiff
path: root/include
AgeCommit message (Expand)AuthorFilesLines
2021-08-06psi/p10: Activate P10 interruptsCédric Le Goater1-0/+7
2021-08-06p10: Workaround core recovery issueMichael Neuling1-0/+2
2021-08-06Initial POWER10 enablementNicholas Piggin6-15/+227
2021-07-19powercap: occ: Set occ_set_powercap as const attributePratik R. Sampat1-1/+1
2021-06-30hw/imc: Cleanup code to define scom addr for IMC at run timeAnju T Sudhakar1-2/+2
2021-06-30hw/p8-i2c: Add buses at runtimeOliver O'Halloran1-0/+3
2021-06-30hdat/i2c: Rework i2c device creationOliver O'Halloran1-0/+5
2021-06-30hw/p8-i2c: Add p8_i2c_find_bus_by_port()Oliver O'Halloran1-0/+3
2021-06-30i2c,trace: Add I2C operation trace eventsOliver O'Halloran2-8/+13
2021-06-30trace: Add nvram hack to use the old trace export behaviourOliver O'Halloran1-0/+1
2021-02-04phb4: Disable TCE cache line bufferFrederic Barrat1-0/+1
2020-12-15Revert "mowgli: Limit slot1 to Gen3 by default"LuluTHSu1-1/+0
2020-12-15hw/ocmb: Clear top bit from offset before searching addr rangeVasant Hegde1-0/+6
2020-11-02phb4: Finish removing P9 DD1 workaround on LSIsCédric Le Goater1-1/+0
2020-11-02mowgli: Limit slot1 to Gen3 by defaultLuluTHSu1-0/+1
2020-10-01skiboot.lds.S: Move BSS start up a bit to accommodate a larger .dataOliver O'Halloran1-2/+2
2020-10-01secvar/backend: add edk2 derived key updates processingNayna Jain1-0/+1
2020-10-01secvar/storage: add secvar storage driver for pnor-based p9Eric Richter1-0/+1
2020-10-01core/flash.c: add SECBOOT read and write supportClaudio Carvalho1-0/+3
2020-10-01secvar: change backend hook interface to take in bank referencesNayna Jain1-5/+17
2020-10-01include/secvar.h: add .lockdown() hook to secvar storage driverEric Richter1-3/+4
2020-08-07Add POWER9 Cumulus processor PVR typeVaidyanathan Srinivasan1-0/+15
2020-08-07cpu: Make cpu_get_core_index() return the fused core numberBenjamin Herrenschmidt2-0/+11
2020-08-07cpu: Keep track of the "ec_primary" in big core moreBenjamin Herrenschmidt1-0/+1
2020-08-07chip: Fix pir_to_thread_id for fused coresBenjamin Herrenschmidt1-0/+7
2020-08-07xive: Set the fused core mode properlyBenjamin Herrenschmidt1-0/+1
2020-08-07Add basic P9 fused core supportRyan Grimm3-0/+40
2020-08-07Fix typos in commentGustavo Romero1-2/+2
2020-08-07Update comments for bit manipulation macrosGustavo Romero1-3/+3
2020-06-30mpipl: Delay MPIPL registration until OPAL init is completeVasant Hegde1-0/+3
2020-06-11include/ocmb.h: Add a newline to end of fileNicholas Piggin1-1/+1
2020-06-11io: endian annotations and fixNicholas Piggin1-24/+24
2020-06-11core/mce: add support for decoding and handling machine checksNicholas Piggin2-0/+53
2020-06-11core: interrupt markers for stack tracesNicholas Piggin2-1/+7
2020-06-11skiboot.lds.S: introduce PAGE_SIZE, use it to lay out sectionsNicholas Piggin1-0/+3
2020-06-11fast-reboot: improve fast reboot sequenceNicholas Piggin1-0/+1
2020-06-11move the __this_cpu register to r16, reserve r13-r15Nicholas Piggin1-1/+6
2020-06-04Disable protected execution facilityRyan Grimm2-0/+7
2020-06-03occ: Fix false negatives in wait_for_all_occ_init()Gautham R. Shenoy1-0/+3
2020-05-26Detect fused core mode and bail outJoel Stanley1-0/+16
2020-05-26platform/mihawk: Tune equalization settings for opencapiFrederic Barrat1-0/+7
2020-05-26opal entry: Fix LE skiboot clobbering r10 argumentNicholas Piggin1-4/+5
2020-04-08hw/ocmb: Add OCMB SCOM supportOliver O'Halloran1-0/+13
2020-04-08hw/centaur: Convert to use the new scom APIOliver O'Halloran1-2/+2
2020-04-08hw/xscom: Add scom infrastructureOliver O'Halloran1-0/+12
2020-03-30hw/phb4: Tune GPU direct performance on witherspoon in PCI modeFrederic Barrat1-0/+2
2020-03-30Revert "FSP: Disable PSI link whenever FSP tells OPAL about impending R/R"Vasant Hegde1-0/+1
2020-03-12Re-license contributions from Raptor Computer SystemsOliver O'Halloran2-2/+2
2020-03-12Re-license IBM written files as Apache 2.0 OR GPLv2+Stewart Smith99-99/+99
2020-03-11hw/fsp: Fix GENERIC_FAILURE mailbox status codeOliver O'Halloran1-2/+1
generated by cgit v1.1 at 2024-08-04 08:42:44 +0000