index
:
riscv-gnu-toolchain/qemu/roms/skiboot.git
benh-wip
coverity_scan
gh-pages
master
skiboot-5.1.x
skiboot-5.10.x
skiboot-5.3.x
skiboot-5.4.x
skiboot-5.9.x
skiboot-6.0.x
skiboot-6.2.x
skiboot-6.3.x
skiboot-6.5.x
skiboot-6.6.x
skiboot-6.7.x
skiboot-6.8.x
skiboot-next
skiboot-op940.x
staging
ultravisor
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
include
/
processor.h
Age
Commit message (
Expand
)
Author
Files
Lines
2019-10-03
core/util: trap based assertions
Nicholas Piggin
1
-0
/
+3
2019-07-26
SPDX-ify all skiboot code
Stewart Smith
1
-15
/
+2
2019-06-04
Remove POWER7 and POWER7+ support
Stewart Smith
1
-10
/
+2
2019-02-13
core/exceptions: implement support for MCE interrupts in powersave
Nicholas Piggin
1
-0
/
+1
2019-02-13
core/exceptions: implement an exception handler for non-powersave sresets
Nicholas Piggin
1
-0
/
+4
2019-02-10
Add PVR_TYPE_P9P
Reza Arbab
1
-0
/
+1
2018-05-18
cpu: Clear PCR SPR in opal_reinit_cpus()
Michael Neuling
1
-0
/
+1
2018-05-04
processor.h: implement sndmsg instructions
Joel Stanley
1
-5
/
+15
2018-02-13
ATTN: Enable flush instruction cache bit in HID register
Vasant Hegde
1
-1
/
+1
2017-12-03
core/lock: Introduce atomic cmpxchg and implement try_lock with it
Nicholas Piggin
1
-0
/
+4
2017-10-29
asm/head: initialize preferred DSCR value
Nicholas Piggin
1
-0
/
+1
2017-09-28
cpu: idle POWER9 power management implementation
Nicholas Piggin
1
-0
/
+31
2017-09-20
core: POWER9 implement OPAL_SIGNAL_SYSTEM_RESET
Nicholas Piggin
1
-0
/
+15
2017-06-30
cpu: Cleanup AMR and IAMR when re-initializing CPUs
Benjamin Herrenschmidt
1
-0
/
+2
2017-06-26
cpu: Support setting HID[RADIX] and set it by default on P9
Benjamin Herrenschmidt
1
-0
/
+1
2017-06-06
cpu: Introduce smt_lowest()
Nicholas Piggin
1
-0
/
+2
2017-01-16
Fix PIR mask for POWER9
Michael Neuling
1
-1
/
+1
2016-10-17
Fast reboot for P8
Benjamin Herrenschmidt
1
-0
/
+1
2016-09-06
core/init: ensure that HRMOR is zero at boot
Oliver O'Halloran
1
-0
/
+1
2016-07-19
Allow mtspr/mfspr to compile indepedantly of the optimization level
Balbir Singh
1
-2
/
+4
2016-07-01
cpu: supply ibm,dec-bits via devicetree
Oliver O'Halloran
1
-0
/
+1
2016-05-10
Add base POWER9 support
Michael Neuling
1
-0
/
+4
2016-05-10
Abstract HILE and attn enable bit definitions for HID0
Michael Neuling
1
-2
/
+2
2016-03-11
Remove unused variables
Michael Neuling
1
-2
/
+0
2015-06-18
Merge branch 'stable'
Stewart Smith
1
-0
/
+1
2015-06-18
Set proper value for RPR register
skiboot-5.0.4
Benjamin Herrenschmidt
1
-0
/
+1
2015-04-09
Add Naples chip support
Benjamin Herrenschmidt
1
-0
/
+1
2015-03-26
opal: Handle TB residue and HDEC parity HMI errors on split core.
Mahesh Salgaonkar
1
-0
/
+2
2015-03-26
opal: Recover from TFMR SPURR/PURR parity error.
Mahesh Salgaonkar
1
-0
/
+2
2015-03-26
opal: Recover from TFMR DEC parity error.
Mahesh Salgaonkar
1
-0
/
+1
2015-03-26
opal: Recover from TFMR HDEC parity error.
Mahesh Salgaonkar
1
-0
/
+1
2015-02-19
Change user-defined _MASK/_LSH to just mask
Dan Streetman
1
-20
/
+10
2014-07-02
Initial commit of Open Source release
Benjamin Herrenschmidt
1
-0
/
+318