aboutsummaryrefslogtreecommitdiff
path: root/include/chip.h
AgeCommit message (Expand)AuthorFilesLines
2021-10-19AWAN simulator support for P10Ryan Grimm1-0/+1
2021-08-06hdat/spira: Define ibm, primary-topology-index property per chipHaren Myneni1-0/+3
2021-08-06Initial POWER10 enablementNicholas Piggin1-0/+49
2020-08-07cpu: Make cpu_get_core_index() return the fused core numberBenjamin Herrenschmidt1-0/+5
2020-08-07chip: Fix pir_to_thread_id for fused coresBenjamin Herrenschmidt1-0/+7
2020-08-07Add basic P9 fused core supportRyan Grimm1-0/+31
2020-06-03occ: Fix false negatives in wait_for_all_occ_init()Gautham R. Shenoy1-0/+3
2020-03-12Re-license IBM written files as Apache 2.0 OR GPLv2+Stewart Smith1-1/+1
2019-11-11Remove dead POWER7 codeNicholas Piggin1-3/+1
2019-10-22chip: enable HOMER/OCC common area region in Qemu emulated PowerNV hostBalamuruhan S1-0/+1
2019-07-26SPDX-ify all skiboot codeStewart Smith1-15/+2
2019-06-04Remove POWER7 and POWER7+ supportStewart Smith1-23/+1
2019-05-15Add P9 DIO interrupt supportLei YU1-0/+4
2019-02-10Add PVR_TYPE_P9PReza Arbab1-0/+1
2019-01-16capp/phb: Introduce 'struct capp' to hold capp related info in 'struct phb'Vaibhav Jain1-1/+0
2018-06-18NX: Add NX coprocessor init opal callHaren Myneni1-0/+2
2018-04-30Add SBE driver supportVasant Hegde1-0/+4
2017-12-13opal: Get chip location codeMahesh Salgaonkar1-0/+15
2017-08-01vas: Initialize VAS registersSukadev Bhattiprolu1-0/+3
2017-08-01Define helpers to extract P9 node/chip idsSukadev Bhattiprolu1-0/+4
2017-06-27skiboot: Find the IMC DTBMadhavan Srinivasan1-0/+11
2017-06-19capi: Enable capi mode for PHB4Christophe Lombard1-0/+1
2017-04-27nx: Add POWER9 DARN supportMichael Neuling1-0/+1
2017-02-02xscom: Grab P9 DD1.0 revision levelBenjamin Herrenschmidt1-0/+1
2016-10-17Declare proc_chip_quirks as extern, squash sparse warningStewart Smith1-1/+3
2016-09-14include: Fix u8 type in chip.hClaudio Carvalho1-3/+3
2016-08-22chip: Add a quirk for when core direct control XSCOMs are missingBenjamin Herrenschmidt1-0/+1
2016-08-11lpc: Move LPC instance variables to a private structureBenjamin Herrenschmidt1-6/+2
2016-07-08lpc: Add basic P9 LPC read/write opsBenjamin Herrenschmidt1-0/+1
2016-07-08XIVE: Base XIVE support for OPAL XICS emulation callsBenjamin Herrenschmidt1-0/+4
2016-07-06Timebase quirk for slow simulators like AWAN and SIMICSBenjamin Herrenschmidt1-0/+1
2016-07-06chip: Add more P9 accessors for converting to/from PIRBenjamin Herrenschmidt1-1/+9
2016-06-20slw: Allow adding idle states to power-mgt node in mamboShreyas B. Prabhu1-2/+1
2016-05-10Add base POWER9 supportMichael Neuling1-0/+20
2016-04-27phb3: Load CAPP ucode to both CAPP units on NaplesPhilippe Bergheaud1-1/+1
2016-03-07Enable Simics UART consoleRyan Grimm1-0/+1
2015-11-09Skip OCCs for chip that has occ_functional set to falseStewart Smith1-0/+6
2015-07-06fsi-master: Refactor the driverBenjamin Herrenschmidt1-0/+4
2015-07-06occ: Poll OCC throttle status and queue OCC events to hostShilpasri G Bhat1-0/+1
2015-06-19Support for Naples LPC serial interruptsBenjamin Herrenschmidt1-0/+1
2015-05-13occ: Send self-interrupt to chip with active PSIJoel Stanley1-0/+3
2015-04-09Add Naples chip supportBenjamin Herrenschmidt1-0/+1
2015-02-23capi: Rework microcode flash download and CAPP uploadMichael Neuling1-0/+4
2015-02-18Replace is_mambo_chip with a better chip quirk mechanismBenjamin Herrenschmidt1-3/+15
2014-12-01Add tweaks to work in Mambo simulatorBenjamin Herrenschmidt1-0/+3
2014-11-12i2c: Use new timer facility and improve interrupts handlingBenjamin Herrenschmidt1-0/+5
2014-07-02Initial commit of Open Source releaseBenjamin Herrenschmidt1-0/+151
generated by cgit v1.1 at 2024-07-09 04:18:36 +0000