blob: ee02a4104b09d6b40b0eeea76d77d5b71b9695cb (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
|
#/** @file
#
# IDT vector entry.
#
# Copyright (c) 2007 - 2008, Intel Corporation. <BR>
# All rights reserved. This program and the accompanying materials
# are licensed and made available under the terms and conditions of the BSD License
# which accompanies this distribution. The full text of the license may be found at
# http://opensource.org/licenses/bsd-license.php
#
# THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,
# WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.
#
#**/
.text
.code32
.align 8
.globl ASM_PFX(AsmGetVectorTemplatInfo)
.globl ASM_PFX(AsmVectorFixup)
/*
;
;-----------------------------------------------------------------------
; Template of IDT Vector Handlers.
;
;-----------------------------------------------------------------------
*/
@VectorTemplateBase:
pushl %eax
.byte 0x6a # push #VectorNum
@VectorNum:
.byte 0
movl CommonInterruptEntry, %eax
jmp *%eax
@VectorTemplateEnd:
ASM_PFX(AsmGetVectorTemplatInfo):
movl 4(%esp), %ecx
movl $@VectorTemplateBase, (%ecx)
movl $(@VectorTemplateEnd - @VectorTemplateBase), %eax
ret
ASM_PFX(AsmVectorFixup):
movl 8(%esp), %eax
movl 4(%esp), %ecx
movb %al, (@VectorNum - @VectorTemplateBase)(%ecx)
ret
/*
; The follow algorithm is used for the common interrupt routine.
;
; +---------------------+ <-- 16-byte aligned ensured by processor
; + Old SS +
; +---------------------+
; + Old RSP +
; +---------------------+
; + RFlags +
; +---------------------+
; + CS +
; +---------------------+
; + RIP +
; +---------------------+
; + Error Code +
; +---------------------+
; + Vector Number +
; +---------------------+
*/
CommonInterruptEntry:
cli
@@:
jmp @@
|
