summaryrefslogtreecommitdiff
path: root/UefiCpuPkg/PiSmmCpuDxeSmm/CpuS3.c
AgeCommit message (Expand)AuthorFilesLines
2018-08-16UefiCpuPkg/PiSmmCpuDxeSmm: Use GDT/IDT saved in Smram.Eric Dong1-17/+14
2018-04-04UefiCpuPkg/PiSmmCpuDxeSmm: patch "gSmmCr0" with PatchInstructionX86()Laszlo Ersek1-1/+1
2018-04-04UefiCpuPkg/PiSmmCpuDxeSmm: patch "gSmmCr4" with PatchInstructionX86()Laszlo Ersek1-1/+1
2018-01-16UefiCpuPkg: Update PiSmmCpuDxeSmm pass XCODE5 tool chainLiming Gao1-1/+5
2017-10-09UefiCpuPkg/PiSmmCpuDxeSmm: Add check to void use null pointer.Eric Dong1-0/+2
2017-09-29UefiCpuPkg/PiSmmCpuDxeSmm: Refine code to avoid duplicated code.Eric Dong1-60/+24
2017-09-29UefiCpuPkg/PiSmmCpuDxeSmm: Combine INIT-SIPI-SIPI.Eric Dong1-25/+26
2017-03-27UefiCpuPkg/AcpiCpuData.h: Support >4GB MMIO addressJeff Fan1-1/+1
2017-03-22UefiCpuPkg/PiSmmCpuDxeSmm: Skip if AllocatedSize is 0Jeff Fan1-13/+17
2017-03-22UefiCpuPkg/AcpiCpuData: Update RegisterTableEntry typeJeff Fan1-5/+5
2016-11-17UefiCpuPkg/PiSmmCpuDxeSmm: Add volatile to mNumberToFinishMichael Kinney1-1/+1
2016-11-17UefiCpuPkg/PiSmmCpuDxeSmm: TransferApToSafeState() use UINTN paramsMichael Kinney1-4/+4
2016-11-15UefiCpuPkg/PiSmmCpuDxeSmm: Decrease mNumberToFinish in AP safe codeJeff Fan1-10/+7
2016-11-15UefiCpuPkg/PiSmmCpuDxeSmm: Put AP into safe hlt-loop code on S3 pathJeff Fan1-0/+33
2016-09-01UefiCpuPkg/PiSmmCpuDxeSmm: Consume PcdAcpiS3Enable to control the codeStar Zeng1-0/+26
2016-09-01UefiCpuPkg/PiSmmCpuDxeSmm: Move S3 related code to CpuS3.cStar Zeng1-0/+355
2016-07-14UefiCpuPkg/PiSmmCpuDxeSmm: Add MemoryMapped in SetProcessorRegister()Jeff Fan1-0/+18
2016-05-24UefiCpuPkg/PiSmmCpuDxeSmm: Using MSRs semaphores in aligned bufferJeff Fan1-5/+27
2016-05-24UefiCpuPkg/PiSmmCpuDxeSmm: Allocate buffer for MSRs semaphoresJeff Fan1-2/+1
2015-10-19UefiCpuPkg: Add PiSmmCpuDxeSmm module no IA32/X64 filesMichael Kinney1-0/+491
generated by cgit v1.1 at 2024-10-03 05:02:06 +0000