summaryrefslogtreecommitdiff
path: root/ShellPkg/Library/UefiShellDebug1CommandsLib/UefiShellDebug1CommandsLib.uni
diff options
context:
space:
mode:
Diffstat (limited to 'ShellPkg/Library/UefiShellDebug1CommandsLib/UefiShellDebug1CommandsLib.uni')
-rw-r--r--ShellPkg/Library/UefiShellDebug1CommandsLib/UefiShellDebug1CommandsLib.uni170
1 files changed, 170 insertions, 0 deletions
diff --git a/ShellPkg/Library/UefiShellDebug1CommandsLib/UefiShellDebug1CommandsLib.uni b/ShellPkg/Library/UefiShellDebug1CommandsLib/UefiShellDebug1CommandsLib.uni
index 6ef923e..211ea74 100644
--- a/ShellPkg/Library/UefiShellDebug1CommandsLib/UefiShellDebug1CommandsLib.uni
+++ b/ShellPkg/Library/UefiShellDebug1CommandsLib/UefiShellDebug1CommandsLib.uni
@@ -411,6 +411,176 @@
" LinkControl3 %08x\r\n"
" LaneErrorStatus %08x\r\n"
" EqualizationControl:\r\n"
+#string STR_PCI_EXT_CAP_INTEGRITY_ENCRYPTION #language en-US " Integrity and Data Encryption Capability\r\n"
+ " IdeCapabilities %08x\r\n"
+ " IdeControl %04x\r\n"
+ " IdeStatus %04x\r\n"
+#string STR_PCI_EXT_CAP_ATS #language en-US " Address Translation Services (ATS) Capability\r\n"
+ " AtsCapability %04x\r\n"
+ " AtsControl %04x\r\n"
+#string STR_PCI_EXT_CAP_SRIOV #language en-US " Single Root I/O Virtualization (SR-IOV) Capability\r\n"
+ " SriovCapability %04x\r\n"
+ " SriovControl %04x\r\n"
+ " SriovStatus %04x\r\n"
+ " InitialVFs %04x\r\n"
+ " TotalVFs %04x\r\n"
+ " NumVFs %04x\r\n"
+ " FunctionDependencyLink %04x\r\n"
+ " FirstVfOffset %04x\r\n"
+ " VfStride %04x\r\n"
+ " VfDeviceId %04x\r\n"
+ " SupportedPageSizes %08x\r\n"
+ " SystemPageSize %08x\r\n"
+#string STR_PCI_EXT_CAP_SRIOV_BARS #language en-US " VF BAR Information:\r\n"
+ " VF BAR0 %08x\r\n"
+ " VF BAR1 %08x\r\n"
+ " VF BAR2 %08x\r\n"
+ " VF BAR3 %08x\r\n"
+ " VF BAR4 %08x\r\n"
+ " VF BAR5 %08x\r\n"
+ " VF Migration State Offset %08x\r\n"
+#string STR_PCI_EXT_CAP_PRI #language en-US " Page Request Interface (PRI) Capability\r\n"
+ " PriControl %04x\r\n"
+ " PriStatus %04x\r\n"
+ " PriMaxRequestedPages %08x\r\n"
+#string STR_PCI_EXT_CAP_PASID #language en-US " Process Address Space ID (PASID) Capability\r\n"
+ " PasidCapability %04x\r\n"
+ " PasidControl %04x\r\n"
+ " PasidMaxValue %08x\r\n"
+#string STR_PCI_EXT_CAP_L1_PM_SUBSTATES #language en-US " L1 PM Substates Capability\r\n"
+ " L1PmSubstatesCapability %08x\r\n"
+ " L1PmSubstatesControl1 %08x\r\n"
+ " L1PmSubstatesControl2 %08x\r\n"
+#string STR_PCI_EXT_CAP_DESIGNATED_VENDOR_SPECIFIC #language en-US " Designated Vendor Specific Extended Capability\r\n"
+ " DVSEC Vendor ID: %04x\r\n"
+ " DVSEC Revision: %x\r\n"
+ " DVSEC ID: %04x\r\n"
+ " DVSEC Length: %x\r\n"
+#string STR_PCI_EXT_CAP_VF_RESIZABLE_BAR_HEADER #language en-US " VF Resizable BAR Extended Capability\r\n"
+#string STR_PCI_EXT_CAP_VF_RESIZABLE_BAR_ENTRY #language en-US " Entry[%d]:\r\n"
+ " VfResizableBarCapability %08x\r\n"
+ " VfResizableBarControl %08x\r\n"
+#string STR_PCI_EXT_CAP_VF_RESIZABLE_BAR_DETAILS #language en-US " Detailed Information:\r\n"
+ " VfBarSizeCapability %07x\r\n"
+ " VfBarIndex %01x\r\n"
+ " VfResizableBarNumber %01x\r\n"
+ " VfBarSize %02x\r\n"
+ " VfBarSizeCapability (Ctrl) %04x\r\n"
+#string STR_PCI_EXT_CAP_DATA_LINK_FEATURE #language en-US " Data Link Feature Capability\r\n"
+ " DataLinkFeatureCapability %08x\r\n"
+ " DataLinkFeatureControl %08x\r\n"
+ " DataLinkFeatureStatus %08x\r\n"
+#string STR_PCI_EXT_CAP_PHYSICAL_LAYER_16 #language en-US " Physical Layer 16.0 GT/s Extended Capability\r\n"
+ " Capabilities: %08x\r\n"
+ " Control: %08x\r\n"
+ " Status: %08x\r\n"
+#string STR_PCI_EXT_CAP_PHYSICAL_LAYER_16_STATUS #language en-US " Physical Layer 16.0 Status Details:\r\n"
+ " Equalization Complete: %d\r\n"
+ " Equalization Phase 1 Success: %d\r\n"
+ " Equalization Phase 2 Success: %d\r\n"
+ " Equalization Phase 3 Success: %d\r\n"
+ " Link Equalization Request: %d\r\n"
+#string STR_PCI_EXT_CAP_PHYSICAL_LAYER_16_PARITY #language en-US " Physical Layer 16.0 Parity Status:\r\n"
+ " Local Data Parity Mismatch: %08x\r\n"
+ " First Retimer Parity Mismatch: %08x\r\n"
+ " Second Retimer Parity Mismatch: %08x\r\n"
+#string STR_PCI_EXT_CAP_LANE_MARGINING #language en-US " Lane Margining at Receiver Extended Capability\r\n"
+ " Capability: %02x\r\n"
+ " Control: %02x\r\n"
+ " Status: %02x\r\n"
+ " Error Counter: %08x\r\n"
+#string STR_PCI_EXT_CAP_LANE_MARGINING_CAPABILITY #language en-US " Lane Margining Capability Details:\r\n"
+ " Max Lane Number: %d\r\n"
+#string STR_PCI_EXT_CAP_LANE_MARGINING_CONTROL #language en-US " Lane Margining Control Details:\r\n"
+ " Lane Number: %d\r\n"
+ " Rcv Error Counter Select: %d\r\n"
+ " Lane Margin Step Select: %d\r\n"
+#string STR_PCI_EXT_CAP_LANE_MARGINING_STATUS #language en-US " Lane Margining Status Details:\r\n"
+ " Max Lanes Receiving Test Pattern: %d\r\n"
+#string STR_PCI_EXT_CAP_PHYSICAL_LAYER_32 #language en-US " Physical Layer 32.0 GT/s Extended Capability\r\n"
+ " Capabilities: %08x\r\n"
+ " Control: %08x\r\n"
+ " Status: %08x\r\n"
+#string STR_PCI_EXT_CAP_PHYSICAL_LAYER_32_CAPABILITIES #language en-US " Physical Layer 32.0 GT/s Capabilities Details:\r\n"
+ " Equalization Bypass Support: %d\r\n"
+ " No Equalization Needed Support: %d\r\n"
+ " TS Usage Mode 0 Support: %d\r\n"
+ " TS Usage Mode 1 Support: %d\r\n"
+ " TS Usage Mode 2 Support: %d\r\n"
+#string STR_PCI_EXT_CAP_PHYSICAL_LAYER_32_CONTROL #language en-US " Physical Layer 32.0 GT/s Control Details:\r\n"
+ " Equalization Bypass Disable: %d\r\n"
+ " No Equalization Needed Disable: %d\r\n"
+ " TS Usage Mode Selected: %d\r\n"
+#string STR_PCI_EXT_CAP_PHYSICAL_LAYER_32_STATUS #language en-US " Physical Layer 32.0 GT/s Status Details:\r\n"
+ " Equalization Complete: %d\r\n"
+ " Equalization Phase 1 Success: %d\r\n"
+ " Equalization Phase 2 Success: %d\r\n"
+ " Equalization Phase 3 Success: %d\r\n"
+ " Link Equalization Request: %d\r\n"
+ " Modified TS Received: %d\r\n"
+ " Received Enhanced Link Control: %d\r\n"
+ " Transmitter Precoding On: %d\r\n"
+ " Transmitter Precode Request: %d\r\n"
+ " No Equalization Needed Received: %d\r\n"
+#string STR_PCI_EXT_CAP_PHYSICAL_LAYER_32_TS_DATA #language en-US " Physical Layer 32.0 GT/s TS Data:\r\n"
+ " Received Modified TS Data 1: %08x\r\n"
+ " Received Modified TS Data 2: %08x\r\n"
+ " Transmit Modified TS Data 1: %08x\r\n"
+ " Transmit Modified TS Data 2: %08x\r\n"
+#string STR_PCI_EXT_CAP_ALTERNATE_PROTOCOL #language en-US " Alternate Protocol Capability\r\n"
+ " AlternateProtocolCapability %08x\r\n"
+ " AlternateProtocolStatus %08x\r\n"
+ " AlternateProtocolControl %08x\r\n"
+#string STR_PCI_EXT_CAP_DATA_OBJECT_EXCHANGE #language en-US " Data Object Exchange Capability\r\n"
+ " DataObjectExchangeCapability %08x\r\n"
+ " DataObjectExchangeControl %08x\r\n"
+ " DataObjectExchangeStatus %08x\r\n"
+#string STR_PCI_EXT_CAP_DEVICE3 #language en-US " Device 3 Extended Capability\r\n"
+ " Capabilities: %08x\r\n"
+ " Control: %08x\r\n"
+ " Status: %08x\r\n"
+#string STR_PCI_EXT_CAP_DEVICE3_CAPABILITY #language en-US " Device 3 Capability Details:\r\n"
+ " DMWR Request Routing: %d\r\n"
+ " 14-bit Tag Completer: %d\r\n"
+ " 14-bit Tag Requester: %d\r\n"
+ " Receiver L0p Support: %d\r\n"
+ " Port L0p Exit Latency: %d\r\n"
+ " Retimer L0p Exit: %d\r\n"
+#string STR_PCI_EXT_CAP_DEVICE3_CONTROL #language en-US " Device 3 Control Details:\r\n"
+ " DMWR Requester Enable: %d\r\n"
+ " DMWR Egress Blocking: %d\r\n"
+ " 14-bit Tag Requester Enable: %d\r\n"
+ " L0p Enable: %d\r\n"
+ " Target Link Width: %d\r\n"
+#string STR_PCI_EXT_CAP_DEVICE3_STATUS #language en-US " Device 3 Status Details:\r\n"
+ " Initial Link Width: %d\r\n"
+ " Segment Captured: %d\r\n"
+ " Remote L0p Supported: %d\r\n"
+#string STR_PCI_EXT_CAP_INTEGRITY_ENCRYPTION #language en-US " Integrity and Data Encryption Capability\r\n"
+ " IdeCapabilities %08x\r\n"
+ " IdeControl %08x\r\n"
+ " IdeStatus %08x\r\n"
+#string STR_PCI_EXT_CAP_PHYSICAL_LAYER_64 #language en-US " Physical Layer 64.0 GT/s Extended Capability\r\n"
+ " Capabilities: %08x\r\n"
+ " Control: %08x\r\n"
+ " Status: %08x\r\n"
+#string STR_PCI_EXT_CAP_PHYSICAL_LAYER_64_STATUS #language en-US " Physical Layer 64.0 GT/s Status Details:\r\n"
+ " Equalization Complete: %d\r\n"
+ " Equalization Phase 1 Success: %d\r\n"
+ " Equalization Phase 2 Success: %d\r\n"
+ " Equalization Phase 3 Success: %d\r\n"
+ " Link Equalization Request: %d\r\n"
+ " Transmitter Precoding On: %d\r\n"
+ " Transmitter Precode Request: %d\r\n"
+ " No Equalization Needed Received: %d\r\n"
+#string STR_PCI_EXT_FLIT_LOGGING #language en-US " FLIT Logging Capability\r\n"
+ " FlitLoggingCapabilities %08x\r\n"
+ " FlitLoggingControl %08x\r\n"
+ " FlitLoggingStatus %08x\r\n"
+ " FlitMask %08x\r\n"
+ " FlitErrorData1 %08x\r\n"
+ " FlitErrorData2 %08x\r\n"
+ " FlitErrorData3 %08x\r\n"
#string STR_DMPSTORE_SAVE #language en-US "Save variable to file: %H%s%N.\r\n"
#string STR_DMPSTORE_LOAD #language en-US "Load and set variables from file: %H%s%N.\r\n"
generated by cgit v1.1 at 2025-07-10 12:21:18 +0000