summaryrefslogtreecommitdiff
path: root/ArmPlatformPkg/PrePi/MainMPCore.c
diff options
context:
space:
mode:
authoroliviermartin <oliviermartin@6f19259b-4bc3-4df7-8a09-765794883524>2011-07-01 11:09:00 +0000
committeroliviermartin <oliviermartin@6f19259b-4bc3-4df7-8a09-765794883524>2011-07-01 11:09:00 +0000
commitcd872e401a057c7accfe1342c5b9d4c8f7f127c6 (patch)
tree916e9a1f6a34db356e84aa8dca2484f21dd99a01 /ArmPlatformPkg/PrePi/MainMPCore.c
parentf6eab262f09b451bf7dabbb9b7168b3b360d9632 (diff)
downloadedk2-cd872e401a057c7accfe1342c5b9d4c8f7f127c6.zip
edk2-cd872e401a057c7accfe1342c5b9d4c8f7f127c6.tar.gz
edk2-cd872e401a057c7accfe1342c5b9d4c8f7f127c6.tar.bz2
ArmPlatformPkg/PrePi: Add support for PrePi module
This module should handle the Pre PI phase before the DXE core is executed when there is no PEI Core support. It declares the required information needed by the DXE core through HOBs. git-svn-id: https://edk2.svn.sourceforge.net/svnroot/edk2/trunk/edk2@11949 6f19259b-4bc3-4df7-8a09-765794883524
Diffstat (limited to 'ArmPlatformPkg/PrePi/MainMPCore.c')
-rw-r--r--ArmPlatformPkg/PrePi/MainMPCore.c68
1 files changed, 68 insertions, 0 deletions
diff --git a/ArmPlatformPkg/PrePi/MainMPCore.c b/ArmPlatformPkg/PrePi/MainMPCore.c
new file mode 100644
index 0000000..238b919
--- /dev/null
+++ b/ArmPlatformPkg/PrePi/MainMPCore.c
@@ -0,0 +1,68 @@
+/** @file
+*
+* Copyright (c) 2011, ARM Limited. All rights reserved.
+*
+* This program and the accompanying materials
+* are licensed and made available under the terms and conditions of the BSD License
+* which accompanies this distribution. The full text of the license may be found at
+* http://opensource.org/licenses/bsd-license.php
+*
+* THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,
+* WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.
+*
+**/
+
+#include "PrePi.h"
+
+#include <Library/ArmMPCoreMailBoxLib.h>
+#include <Chipset/ArmV7.h>
+#include <Drivers/PL390Gic.h>
+
+VOID
+PrimaryMain (
+ IN UINTN UefiMemoryBase,
+ IN UINTN StackBase,
+ IN UINT64 StartTimeStamp
+ )
+{
+ //Enable the GIC Distributor
+ PL390GicEnableDistributor(PcdGet32(PcdGicDistributorBase));
+
+ // If ArmVe has not been built as Standalone then we need to wake up the secondary cores
+ if (!FixedPcdGet32(PcdStandalone)) {
+ // Sending SGI to all the Secondary CPU interfaces
+ PL390GicSendSgiTo (PcdGet32(PcdGicDistributorBase), GIC_ICDSGIR_FILTER_EVERYONEELSE, 0x0E);
+ }
+
+ PrePiMain (UefiMemoryBase, StackBase, StartTimeStamp);
+
+ // We must never return
+ ASSERT(FALSE);
+}
+
+VOID
+SecondaryMain (
+ IN UINTN CoreId
+ )
+{
+ // Function pointer to Secondary Core entry point
+ VOID (*secondary_start)(VOID);
+ UINTN secondary_entry_addr=0;
+
+ // Clear Secondary cores MailBox
+ ArmClearMPCoreMailbox();
+
+ while (secondary_entry_addr = ArmGetMPCoreMailbox(), secondary_entry_addr == 0) {
+ ArmCallWFI();
+ // Acknowledge the interrupt and send End of Interrupt signal.
+ PL390GicAcknowledgeSgiFrom(PcdGet32(PcdGicInterruptInterfaceBase),0/*CoreId*/);
+ }
+
+ secondary_start = (VOID (*)())secondary_entry_addr;
+
+ // Jump to secondary core entry point.
+ secondary_start();
+
+ // The secondaries shouldn't reach here
+ ASSERT(FALSE);
+}