aboutsummaryrefslogtreecommitdiff
path: root/tcg/riscv/tcg-target-has.h
blob: aef10c2d9d60b974d441b50bc7d61c694075c90f (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
/* SPDX-License-Identifier: MIT */
/*
 * Define target-specific opcode support
 * Copyright (c) 2018 SiFive, Inc
 */

#ifndef TCG_TARGET_HAS_H
#define TCG_TARGET_HAS_H

#include "host/cpuinfo.h"

/* optional instructions */
#define TCG_TARGET_HAS_extr_i64_i32     1
#define TCG_TARGET_HAS_qemu_ldst_i128   0
#define TCG_TARGET_HAS_tst              0

/* vector instructions */
#define TCG_TARGET_HAS_v64              (cpuinfo & CPUINFO_ZVE64X)
#define TCG_TARGET_HAS_v128             (cpuinfo & CPUINFO_ZVE64X)
#define TCG_TARGET_HAS_v256             (cpuinfo & CPUINFO_ZVE64X)
#define TCG_TARGET_HAS_andc_vec         0
#define TCG_TARGET_HAS_orc_vec          0
#define TCG_TARGET_HAS_nand_vec         0
#define TCG_TARGET_HAS_nor_vec          0
#define TCG_TARGET_HAS_eqv_vec          0
#define TCG_TARGET_HAS_not_vec          1
#define TCG_TARGET_HAS_neg_vec          1
#define TCG_TARGET_HAS_abs_vec          0
#define TCG_TARGET_HAS_roti_vec         1
#define TCG_TARGET_HAS_rots_vec         1
#define TCG_TARGET_HAS_rotv_vec         1
#define TCG_TARGET_HAS_shi_vec          1
#define TCG_TARGET_HAS_shs_vec          1
#define TCG_TARGET_HAS_shv_vec          1
#define TCG_TARGET_HAS_mul_vec          1
#define TCG_TARGET_HAS_sat_vec          1
#define TCG_TARGET_HAS_minmax_vec       1
#define TCG_TARGET_HAS_bitsel_vec       0
#define TCG_TARGET_HAS_cmpsel_vec       1

#define TCG_TARGET_HAS_tst_vec          0

static inline bool
tcg_target_extract_valid(TCGType type, unsigned ofs, unsigned len)
{
    if (type == TCG_TYPE_I64 && ofs + len == 32) {
        /* ofs > 0 uses SRLIW; ofs == 0 uses add.uw. */
        return ofs || (cpuinfo & CPUINFO_ZBA);
    }
    switch (len) {
    case 1:
        return (cpuinfo & CPUINFO_ZBS) && ofs != 0;
    case 16:
        return (cpuinfo & CPUINFO_ZBB) && ofs == 0;
    }
    return false;
}
#define TCG_TARGET_extract_valid  tcg_target_extract_valid

static inline bool
tcg_target_sextract_valid(TCGType type, unsigned ofs, unsigned len)
{
    if (type == TCG_TYPE_I64 && ofs + len == 32) {
        return true;
    }
    return (cpuinfo & CPUINFO_ZBB) && ofs == 0 && (len == 8 || len == 16);
}
#define TCG_TARGET_sextract_valid  tcg_target_sextract_valid

#define TCG_TARGET_deposit_valid(type, ofs, len)  0

#endif