aboutsummaryrefslogtreecommitdiff
path: root/tests/tcg
AgeCommit message (Expand)AuthorFilesLines
2021-10-12tests/tcg: move some multiarch files and make conditionalAlex Bennée4-6/+15
2021-10-12tests/tcg/sha1: remove endian includeAlex Bennée1-1/+0
2021-10-06Hexagon (target/hexagon) probe the stores in a packet at start of commitTaylor Simpson2-0/+107
2021-10-01tests/tcg/multiarch: Re-enable signals test for most guestsRichard Henderson4-11/+14
2021-09-06tests/tcg/s390x: Test SIGILL and SIGSEGV handlingIlya Leoshkevich3-1/+257
2021-09-02tests/plugins/insn: made arg inline not positional and parse it as boolMahmoud Mandour3-3/+3
2021-09-01tests/tcg/riscv64: Add test for divisionRichard Henderson2-0/+63
2021-08-26tests/tcg/multiarch/linux-test: Zero-initialize sockaddr structsPeter Maydell1-2/+2
2021-08-03tests/tcg: Test that compare-and-trap raises SIGFPEJonathan Albrecht2-1/+103
2021-07-23tests/tcg/configure.sh: add handling for assembler only buildsAlex Bennée1-0/+18
2021-07-14tests/tcg: make test-mmap a little less aggressiveAlex Bennée2-113/+104
2021-07-14tests/tcg: also disable the signals test for pluginsAlex Bennée2-0/+5
2021-07-08tests/tcg: generalise the disabling of the signals testAlex Bennée3-6/+6
2021-06-29Hexagon (target/hexagon) fix l2fetch instructionsTaylor Simpson1-0/+9
2021-06-29Hexagon (target/hexagon) fix bug in fLSBNEW*Taylor Simpson1-1/+38
2021-06-25tests/tcg: skip the signals test for hppa/s390x for nowAlex Bennée2-0/+8
2021-06-24Merge remote-tracking branch 'remotes/thuth-gitlab/tags/pull-request-2021-06-...Peter Maydell1-2/+2
2021-06-22Merge remote-tracking branch 'remotes/vivier2/tags/linux-user-for-6.1-pull-re...Peter Maydell1-0/+9
2021-06-21Remove leading underscores from QEMU definesAhmed Abouzied1-2/+2
2021-06-20tests/tcg/linux-test: Check that sigaction can query SIGKILL/SIGSTOPIlya Leoshkevich1-0/+9
2021-06-19tests/tcg: Increase timeout for TCIRichard Henderson1-2/+4
2021-06-16target/arm: Fix mte page crossing testRichard Henderson2-1/+32
2021-06-07tests/tcg/configure.sh: tweak quoting of target_compilerAlex Bennée1-3/+3
2021-06-07tests/tcg: add a multiarch signals test to stress test signal deliveryAlex Bennée2-0/+151
2021-05-20target/xtensa: clean up unaligned accessMax Filippov1-0/+221
2021-05-20tests/tcg/x86_64: add vsyscall smoke testIlya Leoshkevich2-1/+17
2021-05-20Merge remote-tracking branch 'remotes/stsquad/tags/pull-testing-and-plugin-up...Peter Maydell20-102/+492
2021-05-18tests/tcg: don't allow clang as a cross compilerAlex Bennée1-11/+22
2021-05-18tests/tcg: fix missing returnAlex Bennée1-0/+1
2021-05-18tests/tcg/ppc64le: tests for brh/brw/brdMatheus Ferst3-0/+47
2021-05-18tests/docker: gcc-10 based images for ppc64{,le} testsMatheus Ferst1-10/+10
2021-05-18tests/tcg/tricore: Add muls testBastian Koppelmann2-0/+10
2021-05-18tests/tcg/tricore: Add msub testBastian Koppelmann2-0/+10
2021-05-18tests/tcg/tricore: Add madd testBastian Koppelmann3-0/+30
2021-05-18tests/tcg/tricore: Add ftoi testBastian Koppelmann3-0/+18
2021-05-18tests/tcg/tricore: Add fmul testBastian Koppelmann2-0/+9
2021-05-18tests/tcg/tricore: Add fadd testBastian Koppelmann2-0/+17
2021-05-18tests/tcg/tricore: Add dvstep testBastian Koppelmann3-1/+44
2021-05-18tests/tcg/tricore: Add clz testBastian Koppelmann2-0/+10
2021-05-18tests/tcg/tricore: Add bmerge testBastian Koppelmann3-0/+33
2021-05-18tests/tcg/tricore: Add macros to create tests and first test 'abs'Bastian Koppelmann4-0/+68
2021-05-18tests/tcg/tricore: Add build infrastructureBastian Koppelmann2-0/+75
2021-05-18tests/tcg: Run timeout cmds using --foregroundBastian Koppelmann1-2/+3
2021-05-18tests/tcg: Add docker_as and docker_ld cmdsBastian Koppelmann2-1/+33
2021-05-18tests/tcg: don't iterate through other arch compilersAlex Bennée1-89/+59
2021-05-18tests/tcg: Use Hexagon Docker imageAlessandro Di Federico1-0/+5
2021-05-15tests/tcg/sparc64: Re-enable linux-testRichard Henderson1-6/+1
2021-05-12Drop the deprecated lm32 targetMarkus Armbruster69-3220/+1
2021-05-01Hexagon (target/hexagon) CABAC decode binTaylor Simpson1-0/+28
2021-05-01Hexagon (target/hexagon) load into shifted register instructionsTaylor Simpson2-0/+416
generated by cgit v1.1 at 2024-12-28 06:23:51 +0000