index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
tcg
Age
Commit message (
Expand
)
Author
Files
Lines
2008-12-07
Remove a few dyngen and dyngen related code
aurel32
1
-17
/
+4
2008-12-01
arm: Don't potentially overwrite input registers in add2, sub2.
balrog
1
-4
/
+13
2008-12-01
Don't rely on ARM tcg_out_goto() generating just a single insn.
balrog
1
-8
/
+13
2008-12-01
Use libgcc __clear_cache to clean icache, when available.
balrog
1
-0
/
+5
2008-11-29
Fix alignment of 64bit args
malc
1
-1
/
+2
2008-11-18
Preliminary AIX support
malc
3
-2
/
+55
2008-11-17
TCG variable type checking.
pbrook
3
-853
/
+1034
2008-11-12
Rename misnamed BACK_CHAIN_OFFSET to LR_OFFSET
malc
1
-4
/
+4
2008-11-12
Avoid compiler warning
malc
1
-1
/
+1
2008-11-11
Fix alignment problem with some 64bit load/store instructions
malc
1
-5
/
+16
2008-11-04
Mention output overlaps.
pbrook
1
-0
/
+5
2008-11-03
Fix rotri_i64 typo.
pbrook
1
-1
/
+1
2008-11-03
tcg-ops.h: add rotl/rotli and rotr/rotri TCG instructions
aurel32
2
-1
/
+127
2008-11-03
tcg-op.h: reorder _i64 instructions common to 32- and 64-bit targets
aurel32
1
-15
/
+15
2008-11-02
64-bit target subfi fix.
pbrook
1
-1
/
+1
2008-11-02
tcg-ops.h: add a subfi wrapper
aurel32
1
-0
/
+16
2008-11-02
tcg-ops.h: _i64 TCG immediate instructions cleanup
aurel32
1
-42
/
+31
2008-10-26
Fix undeclared symbol warnings from sparse
blueswir1
1
-2
/
+2
2008-10-21
TCG: add tcg_const_local_tl()
aurel32
3
-0
/
+20
2008-10-21
TCG: add logical operations found on alpha and powerpc processors
aurel32
2
-0
/
+120
2008-10-05
Add some missing static and const qualifiers, reg_names only used if NDEBUG set
blueswir1
7
-15
/
+32
2008-10-02
Optimize 64 bit bswap
malc
1
-5
/
+5
2008-09-23
Fix tcg_gen_concat32_i64 on 64-bit hosts.
pbrook
1
-1
/
+2
2008-09-22
Avoid clobbering input register in qemu_ld64+bswap+useronly case
malc
1
-13
/
+6
2008-09-21
Add concat32_i64 and concat_tl_i64 ops
blueswir1
2
-0
/
+18
2008-09-21
Add concat_i32_i64 op.
pbrook
2
-0
/
+21
2008-09-14
Display TCGCond name in tcg dumper (original patch by Tristan Gingold)
blueswir1
1
-1
/
+30
2008-09-13
Use 64 bit loads for tlb addend only if addend size is 64 bits
blueswir1
1
-2
/
+8
2008-09-13
Fix stack alignment on Sparc32 host
blueswir1
1
-1
/
+2
2008-09-07
TCG: Use x86-64 zero extension instructions.
pbrook
1
-0
/
+15
2008-09-07
Implement TCG sign extension ops for x86-64.
pbrook
2
-0
/
+27
2008-09-05
Revert "TCG: enable debug"
aurel32
1
-1
/
+1
2008-09-05
TCG: enable debug
aurel32
1
-1
/
+1
2008-08-30
Fix some warnings that would be generated by gcc -Wredundant-decls
blueswir1
7
-63
/
+12
2008-08-21
Relax qemu_ld/st constraints for !SOFTMMU case
malc
1
-1
/
+14
2008-08-20
Relax qemu_ld/st constraints for !SOFTMMU case
malc
1
-2
/
+6
2008-08-20
Avoid clobbering input/aliased registers in !SOFTMMU+64bit+bswap case
malc
1
-9
/
+10
2008-08-20
Clear the upper 32 bits of addr_reg in TARGET_LONG_BITS == 32 case
malc
1
-0
/
+6
2008-08-20
Move tcg_out_tlb_read into #ifdef CONFIG_SOFTMMU block to avoid compiler warning
malc
1
-1
/
+1
2008-08-17
Fix some warnings that would be generated by gcc -Wmissing-prototypes
blueswir1
2
-17
/
+4
2008-08-17
Fix 64 bit constant generation
blueswir1
1
-5
/
+12
2008-08-17
Fix 32 bit address overflow
blueswir1
1
-0
/
+19
2008-08-17
Restore AREG0 after calls
blueswir1
1
-73
/
+64
2008-08-16
Sparc code generator update (fix qemu_ld & qemu_st)
blueswir1
1
-129
/
+101
2008-08-15
Sparc code generator update
blueswir1
2
-96
/
+149
2008-08-03
Account for MacOS X ABI reserved space in linkage area (Andreas Faerber)
malc
2
-2
/
+2
2008-08-03
Preliminary MacOS X on PPC32 support
malc
2
-10
/
+41
2008-07-29
On ppc32 make tb_set_jmp_target1 behave like it does on a ppc64
malc
1
-0
/
+31
2008-07-28
Immediate versions of some operations
malc
1
-27
/
+57
2008-07-28
Do not try handle "special" arguments of and/or/xor/shl/shr, upper level does it
malc
2
-128
/
+76
[next]