aboutsummaryrefslogtreecommitdiff
path: root/tcg
AgeCommit message (Expand)AuthorFilesLines
2021-06-19tcg/tci: Implement andc, orc, eqv, nand, norRichard Henderson2-10/+50
2021-06-19tcg/tci: Implement movcondRichard Henderson3-6/+24
2021-06-19tcg/tci: Implement goto_ptrRichard Henderson5-2/+44
2021-06-19tcg/tci: Change encoding to uint32_t unitsRichard Henderson4-559/+380
2021-06-19tcg/tci: Remove tci_write_regRichard Henderson1-11/+2
2021-06-19tcg/tci: Emit setcond before brcondRichard Henderson2-85/+35
2021-06-19tcg/tci: Reserve r13 for a temporaryRichard Henderson2-0/+2
2021-06-19tcg/tci: Use ffi for callsRichard Henderson4-104/+150
2021-06-19tcg/tci: Move call-return regs to end of tcg_target_reg_alloc_orderRichard Henderson1-2/+2
2021-06-19tcg/tci: Improve tcg_target_call_clobber_regsRichard Henderson1-2/+8
2021-06-19tcg: Build ffi data structures for helpersRichard Henderson2-1/+65
2021-06-19tcg: Add tcg_call_funcRichard Henderson2-3/+7
2021-06-19tcg: Store the TCGHelperInfo in the TCGOp for callRichard Henderson2-29/+34
2021-06-19tcg: Add tcg_call_flagsRichard Henderson3-9/+13
2021-06-19tcg: Combine dh_is_64bit and dh_is_signed to dh_typecodeRichard Henderson1-30/+41
2021-06-13tcg/arm: Fix tcg_out_op function signatureJose R. Ziviani1-1/+2
2021-06-13tcg: Introduce tcg_remove_ops_afterRichard Henderson1-0/+13
2021-06-13tcg: Move tcg_init_ctx and tcg_ctx from accel/tcg/Richard Henderson2-0/+4
2021-06-13tcg: When allocating for !splitwx, begin with PROT_NONERichard Henderson1-10/+9
2021-06-13tcg: Merge buffer protection and guard page protectionRichard Henderson1-14/+31
2021-06-13tcg: Round the tb_size default from qemu_get_host_physmemRichard Henderson1-26/+21
2021-06-13tcg: Sink qemu_madvise call to common codeRichard Henderson1-7/+7
2021-06-13tcg: Return the map protection from alloc_code_gen_bufferRichard Henderson1-30/+33
2021-06-13tcg: Allocate code_gen_buffer into struct tcg_region_stateRichard Henderson1-37/+27
2021-06-11tcg: Move in_code_gen_buffer and tests to region.cRichard Henderson2-23/+34
2021-06-11tcg: Tidy split_cross_256mbRichard Henderson1-10/+9
2021-06-11tcg: Tidy tcg_n_regionsRichard Henderson1-17/+12
2021-06-11tcg: Rename region.start to region.after_prologueRichard Henderson1-7/+8
2021-06-11tcg: Replace region.end with region.total_sizeRichard Henderson1-12/+18
2021-06-11tcg: Move MAX_CODE_GEN_BUFFER_SIZE to tcg-target.hRichard Henderson10-28/+23
2021-06-11tcg: Introduce tcg_max_ctxsRichard Henderson3-17/+15
2021-06-11accel/tcg: Pass down max_cpus to tcg_initRichard Henderson3-28/+16
2021-06-11tcg: Create tcg_initRichard Henderson2-1/+9
2021-06-11accel/tcg: Move alloc_code_gen_buffer to tcg/region.cRichard Henderson1-5/+426
2021-06-11tcg: Split out region.cRichard Henderson4-544/+613
2021-06-11tcg: Split out tcg_region_prologue_setRichard Henderson1-15/+22
2021-06-11tcg: Split out tcg_region_initial_allocRichard Henderson1-3/+10
2021-06-11tcg: Remove error return from tcg_region_initial_alloc__lockedRichard Henderson1-13/+6
2021-06-11tcg: Re-order tcg_region_init vs tcg_prologue_initRichard Henderson1-33/+19
2021-06-11meson: Split out tcg/meson.buildRichard Henderson1-0/+13
2021-06-04tcg/arm: Implement TCG_TARGET_HAS_rotv_vecRichard Henderson1-1/+34
2021-06-04tcg/arm: Implement TCG_TARGET_HAS_roti_vecRichard Henderson3-0/+17
2021-06-04tcg/arm: Implement TCG_TARGET_HAS_shv_vecRichard Henderson2-1/+63
2021-06-04tcg/arm: Implement TCG_TARGET_HAS_bitsel_vecRichard Henderson3-3/+22
2021-06-04tcg/arm: Implement TCG_TARGET_HAS_minmax_vecRichard Henderson2-1/+25
2021-06-04tcg/arm: Implement TCG_TARGET_HAS_sat_vecRichard Henderson2-1/+25
2021-06-04tcg/arm: Implement TCG_TARGET_HAS_mul_vecRichard Henderson2-1/+7
2021-06-04tcg/arm: Implement TCG_TARGET_HAS_shi_vecRichard Henderson2-1/+28
2021-06-04tcg/arm: Implement andc, orc, abs, neg, not vector operationsRichard Henderson3-5/+44
2021-06-04tcg/arm: Implement minimal vector operationsRichard Henderson4-6/+202
generated by cgit v1.1 at 2024-08-23 04:17:29 +0000