aboutsummaryrefslogtreecommitdiff
path: root/tcg
AgeCommit message (Expand)AuthorFilesLines
2015-08-01tcg/mips: fix TLB loading for BE host with 32-bit guestsAurelien Jarno1-1/+3
2015-07-27tcg: mark temps as mem_coherent = 0 for mov with a constantAurelien Jarno1-0/+1
2015-07-27tcg: correctly mark dead inputs for mov with a constantAurelien Jarno1-0/+3
2015-07-23tcg/optimize: fix tcg_opt_gen_moviAurelien Jarno1-1/+1
2015-07-23tcg/aarch64: use 32-bit offset for 32-bit softmmu emulationRichard Henderson1-6/+6
2015-07-23tcg/aarch64: use 32-bit offset for 32-bit user-mode emulationPaolo Bonzini1-10/+16
2015-07-23tcg/aarch64: add ext argument to tcg_out_insn_3310Paolo Bonzini1-19/+22
2015-07-23tcg/i386: Extend addresses for 32-bit guestsRichard Henderson1-42/+72
2015-07-13tci: Fix regression with INDEX_op_qemu_st_i32, INDEX_op_qemu_st_i64Stefan Weil1-6/+0
2015-07-09tcg/mips: Fix build error from merged memop+mmu_idx parameterJames Hogan1-2/+2
2015-07-07tcg/s390: fix branch target change during code retranslationAurelien Jarno1-4/+8
2015-06-26cpu-defs: Move CPU_TEMP_BUF_NLONGS to tcgPeter Crosthwaite1-0/+2
2015-06-09tcg/optimize: rename tcg_constant_foldingAurelien Jarno1-6/+1
2015-06-09tcg/optimize: fold constant test in tcg_opt_gen_movAurelien Jarno1-53/+36
2015-06-09tcg/optimize: fold temp copies test in tcg_opt_gen_movAurelien Jarno1-18/+9
2015-06-09tcg/optimize: remove opc argument from tcg_opt_gen_movAurelien Jarno1-7/+7
2015-06-09tcg/optimize: remove opc argument from tcg_opt_gen_moviAurelien Jarno1-20/+20
2015-06-09tcg: fix dead computation for repeated input argumentsAurelien Jarno1-3/+11
2015-06-09tcg: fix register allocation with two aliased dead inputsAurelien Jarno1-0/+10
2015-06-09tcg: Handle MO_AMASK in tcg_dump_opsRichard Henderson1-3/+12
2015-06-09tcg: Mask TCGMemOp appropriately for indexingRichard Henderson7-30/+30
2015-06-03tcg: add TCG_TARGET_TLB_DISPLACEMENT_BITSPaolo Bonzini9-0/+10
2015-06-03tci: do not use CPUArchState in tcg-target.hPaolo Bonzini2-3/+4
2015-05-14tcg: Add MO_ALIGN, MO_UNALNRichard Henderson1-0/+13
2015-05-14tcg: Push merged memop+mmu_idx parameter to softmmu routinesRichard Henderson10-113/+112
2015-05-14tcg: Merge memop and mmu_idx parameters to qemu_ld/stRichard Henderson14-61/+130
2015-05-05tcg: optimise memory layout of TCGTempEmilio G. Cota1-12/+14
2015-04-30tcg: Delete unused cpu_pc_from_tb()Peter Crosthwaite1-2/+4
2015-04-09tcg/tcg-op.c: Fix ld/st of 64 bit values on 32-bit bigendian hostsPeter Maydell1-2/+2
2015-03-16tcg/optimize: Handle or r,a,a with constant aRichard Henderson1-1/+4
2015-03-13tcg: Complete handling of ALWAYS and NEVERRichard Henderson1-5/+17
2015-03-13tcg: Use tcg_malloc to allocate TCGLabelRichard Henderson2-24/+23
2015-03-13tcg: Change generator-side labels to a pointerRichard Henderson10-125/+108
2015-03-13tcg: Change translator-side labels to a pointerRichard Henderson5-31/+60
2015-03-13tcg-ia64: Use tcg_malloc to allocate TCGLabelQemuLdstRichard Henderson1-11/+8
2015-03-13tcg: Use tcg_malloc to allocate TCGLabelQemuLdstRichard Henderson1-14/+12
2015-02-12tcg: Remove unused opcodesRichard Henderson2-14/+2
2015-02-12tcg: Implement insert_op_beforeRichard Henderson3-44/+35
2015-02-12tcg: Remove opcodes instead of noping them outRichard Henderson3-11/+32
2015-02-12tcg: Put opcodes in a linked listRichard Henderson4-495/+415
2015-02-12tcg: Introduce tcg_op_buf_count and tcg_op_buf_fullRichard Henderson1-0/+12
2015-02-12tcg: Reduce ifdefs in tcg-op.cRichard Henderson1-242/+207
2015-02-12tcg: Move some opcode generation functions out of lineRichard Henderson4-2244/+2314
2014-12-17tcg: add separate monitor command to dump opcode countersMax Filippov2-4/+9
2014-11-02tcg/mips: fix store softmmu slow pathAurelien Jarno1-1/+1
2014-09-29tcg: Always enable TCGv type checkingRichard Henderson1-55/+34
2014-09-29tcg-aarch64: Use 32-bit loads for qemu_ld_i32Richard Henderson2-14/+18
2014-09-29tcg-sparc: Use UMULXHI instructionRichard Henderson2-1/+6
2014-09-29tcg-sparc: Rename ADDX/SUBX insnsRichard Henderson1-7/+7
2014-09-29tcg-sparc: Use ADDXC in setcond_i64Richard Henderson1-0/+17
generated by cgit v1.1 at 2024-12-25 07:36:53 +0000